



# **V85XX**

## **Datasheet**

Specifications are subject to change without notice.

© 2023 Vango Technologies, Inc.

This document contains information that is proprietary to Vango Technologies, Inc.  
Unauthorized reproduction of this information in whole or in part is strictly prohibited.

# Revision History

| Date       | Version | Description   |
|------------|---------|---|
| 2017.09.30 | V1.0    | Initial release.  |
| 2017.11.01 | V2.0    | Add comparator's hysteresis voltage description.<br>Fix measuring temperature.<br>Add BGP function description.<br>Add Pin "X_6MI"/ "X_6MO" specification.  |
| 2017.12.13 | V2.1    | Add Info information registers location 0x40800-0x4086C.<br>Chip pin 5&6 have no GPIO function.<br>Add reading and writing of RTC register.<br>Update power consumption.<br>Add switching resistance of power PIN.<br>Add parameter of power supply rejection ratio of BGP.<br>Fix description of RTC_ACACDW register and RTC_ACACDR register.  |
| 2017.12.22 | V3.0    | BAT1/BATRTC power pin should connect a 0.1uF and a 100uF de-couple capacitor.<br>Add some control bit as following:<br>VDD3_OFF/PDNS/PDNS2/PD_PORH/PD_RCL/MODE<br>(PMU_STSbit24)/NOWAITLOCK .<br>Change VLCD (LCD driving voltage) adjusting step size.<br>WDT's reset level is the same as POR reset.<br>Add ADC clock source (6.5MHz RCH or PLLL).  |
| 2018.01.15 | V3.1    | Table 1-3 Driving condition of Power PINs, add relationship of driving capability between AVCC and AVCC_OUT.<br>Table 1-4 Switching resistance of Power PIN, add switch-on resistance between VDDIO and AVCC when power down AVCCLDO.<br>Add Table1-8 Hysteresis voltage Characteristics.<br>Table 1-11 Comparator Characteristics, add comparator reference voltage and hysteresis voltage.<br>Add Table 1-14 ESR Characteristics of Crystal oscillator. |

|            |      |  |
|------------|------|--|
|            |      | <p>Add Table 1-15 Stabilization time of clock and wake-up time.</p> <p>2.4 V85XX pin description, user should connect a 0.1uF de-couple capacitor at BAT1 and BATRTC.</p> <p>Fix V85XX Power System Block Diagram (Add reference voltage of signal detection as VREF, 32K crystal oscillator power supply, modify power switch).</p> <p>Add application note in chapter 5.</p> <p>Fix the application under RTONLY mode following figure 6-3.</p> <p>Table 6-9 Reset of Each Module under Different Events, Add M0-soft reset characteristics.</p> <p>Table 27-1 CMSIS function, add M0-soft reset call function.</p> <p>Add the application of entry sleep or deep sleep and wake up from sleep or deep sleep mode in chapter 6.7.</p> <p>Fix the description of IO de-glitch circuit in chapter 6.8.1 and chapter 15, and add PMU_IOANODEG register.</p> <p>Add the ADC clock source selection under RTC automatic temperature compensation in chapter 9.5.4.</p> <p>Add the relationship between RTC automatic temperature compensation and ADC division mode in chapter 9.5.5.</p> <p>The sum of ADC sampling channels is 12.</p> <p>ANA_REG6[4:1], update the adjustment step size of the LCD.</p> <p>ANA_REGA[1:1] must be set to 1, ANA_REG[1:0] must be set to 1.</p> <p>Name changed of registers: ANA_REG7: PD_SWT2BAT1-&gt;SWT2VDD ; ANA_CMPOUT: SWT2BAT-&gt;MAINPRSTS ; ANA_REG8: AVCCPD-&gt;PD_AVCCLDO; LDO33-&gt;AVCCLDO; LDO15-&gt;DVCCCLDO</p> <p>Not open: VDD3_OFF/PD_PORH/PD_RCL/NOWAITLOCK</p> |
| 2018.01.26 | V3.2 | <p>RTC chapter, supplement RTC automatic temperature compensation flow chart and RTC manual temperature compensation flow chart and application of RTC auto-calibration, and perfect RTC calibration registers, such as RTC_ACPx, RTC_ACKx, etc.</p> <p>Supplement the meaning of DPORST(PMU_STS bit6)、PORST(PMU_STS bit5).</p> <p>Not open MODE (RTC_CTL bit1:0) for capture function control.</p> <p>Add PMU_IOANODEG register for the de-glitch circuit control of IOA.</p>   |
| 2018.04.04 | V3.3 | Fix default value of P0/P1/P2  |

|            |      |   |
|------------|------|---|
|            |      | <p>Fix the formula: <math>RTC\_CAL = (Delta * P5) \gg 16</math></p> <p>Supplement the flow chart of entry sleep or deep sleep or idle mode.</p> <p>Modified clock diagram</p> <p>Supplement the AVCC and LCDLDO supply voltage range in table1-7</p>  |
| 2018.05.10 | V4.0 | <p>VDD\BAT1\BATRTC power supply range extends from 2.2V~3.6V to 2.2V~5.5V.</p> <p>Table1-4 Switching resistance of Power PIN: Add switching resistance characteristics under 5V power supply.</p> <p>Table 1-5 General Operating Conditions: GPIO max voltage regulate to 5.5V.</p> <p>Table 1-9 GPIO Characteristics: Add GPIO characteristics under 5Vpower supply.</p> <p>Table 1-8 Hysteresis voltage Characteristics: Add the hysteresis voltage characteristics of different VDDALAR(M(4.5V and 4.2V and 3.9V and 3.6V). Add VDDALAR(ANA_REG8 bit6:4) threshold(4.5V and 4.2V and 3.9V and 3.6V)</p> <p>Add PSLSEL (ANA_REGA bit4), VDD and BAT1 auto switch threshold controlled by PSLSEL, and the threshold can be configured 3.0V or 3.6V.</p> <p>ADC temp channel can be set cap division.</p> |
| 2018.05.10 | V4.1 | <p>Table 1-8 Hysteresis Voltage Characteristics: Fix the hysteresis value.</p> <p>VREFTRIM (ANA_REGD bit7:6): Fix trimming step.</p> <p>When main power supply is 3.3V, the measurement scale is 0~3.6V. When main power supply is 5V, the measurement scale is 0~4.6V in cap division mode, and the measurement scale is 0~5.2V in resistor division mode.</p> <p>Chapter 9.6, fix the formula for consumption power of resistive divider network.</p> <p>Figure 21-2 LCD Controller Structure Diagram, fix the power source is VDDIO of LCDLDO, and LCDLDO voltage can adjust by VLCD (ANA_REG6 bit4:1).</p> <p>Chapter 15.2, supplement the feature of GPIO: All pins have no pull-up and pull-down; GPIOA can wake up Sleep mode and Deep-sleep mode.</p>   |
| 2018.07.03 | V4.2 | <p>Supplement the description of DMA_CxCTL register.</p> <p>Fix the length of TXFFLAG (SPIx_TXSTS) from 4 bits to 3 bits, fix the length of RXFFLAG (SPIx_RXSTS) from 4 bits to 3 bits.</p>   |

|            |      |   |
|------------|------|---|
|            |      | <p>Table 1-1 Absolute Maximum Ratings, Fix the storage temperature range is -55~150.</p> <p>Table 1-10 ADC Characteristics, supplement ADC withstand voltage</p> <p>Add Table 1-16 ADC Conversion Time (ADC clock frequency and CIC down sampling rate are variable); Add Table 1-17 ADC Conversion Time (CIC output skip point number is variable).</p> <p>Add TQFP48 package (Feature chapter, add V8520 in V85XX series product; 2.4 chapter, add V8520 pin assignment; 2.5 chapter, add V85XX pin descriptions; 32 chapter, add outline dimensions of V8520)</p> <p>Figure 6-6 Sleep Mode Entry Flow, supplement VDCIN wakeup event.</p> <p>Table 6-11 Interrupt Sources, fix SPI2's vector address from 0xA4 to 0xAC.</p> <p>Table 4-20 Info Information Register include the all contains refer to Info region, delete the Info information register table in chapter 12.</p> <p>Fix the description information in: Table 23-7 I2C Status in Master Transmitter Mode/Table 23-8 I2C Status in Master Receiver Mode/Table 23-9 I2C Status in Slave Receiver Mode/Table 23-10 I2C Status in Slave Transmitter Mode/Table 23-11 I2C Misc. Status.</p> <p>Table 1-6 Power Consumption of Each Module, supplement the power consumption of TinyADC.</p> <p>11.2 chapter, TinyADC is powered by AVCC.</p> <p>11.3 chapter, supplement block diagram of TinyADC.</p> <p>Add Table 1-18 TinyADC Conversion Time.</p> <p>Hide the PWM capture function.</p> |
| 2018.08.23 | V4.3 | <p>Add the schematic diagram of power switch 1.</p> <p>Fix the equation: <math>P_6 = P_{CLK} * 2.048 * 10^{-4}</math>.</p> <p>VDDIO/BAT1 pin is renamed VDD, User should connect a 0.1uF de-couple capacitor at this pin.</p> <p>VDDIO2 is changed to NC pin.</p> <p>Hide the bit BAT1DISC (ANA_REG6 bit6).</p> <p>SWT2VDD &amp; SWT2BAT1 setting is changed, SWT2VDD (ANA_REG7 bit5) is set to 0 under all working mode. SWT2BAT1 (ANA_REGA BIT3) is set to 1 under all working mode.</p> <p>Hide the bit PSLSEL (ANA_REGA bit4).</p> <p>Hide the bit MAINPRSTS (ANA_CMPOUT bit6)/ INTSTS6 (ANA_INTSTS bit6)/ INTEN6 (ANA_INTEN bit6).</p> <p>Fixed Figure 3-2 V8500/V8530/V8531/V8531A/V8510/V8510A/V8510T Power System Block Diagram, delete power switch1.</p>  |

|            |      |   |
|------------|------|---|
|            |      | Table 4-20 Info Information Register, supplement the calculation formula of K1~K5.  |
| 2018.09.11 | V4.4 | Modify V8520 pin assignments. V8520 belongs to 3.3V system.   |
| 2018.09.29 | V4.5 | <p>Modify the name of comparator A to comparator 1.</p> <p>Modify "force write 1" to "prohibit writing 0".</p> <p>Modify the length description of DMA.</p> <p>Modify the RXIE description of U32K.</p> <p>Delete SWT2BAT1 and SWT2VDD.</p> <p>Delete ISO7816 hardware automatic retransmission function.</p> <p>Modify PMU_IOAWKUEN register description.</p> <p>Remove 1M pull-down resistance enablement in ADC module, modify the description of resistance voltage divider and capacitance voltage divider control bit.</p> <p>When power consumption is tested, the AVCCCLDO is power down, and the consumption data is reduced by 1uA.</p> <p>Increase SPI, UART, IIC and other communication rates.</p> <p>The test conditions of each parameter are increased.</p> <p>Modify the FLASH section register description.</p> <p>Modify the package outline dimensions.</p> |
| 2019.01.15 | V4.6 | Modify battery voltage measurement formula  |
| 2019.03.27 | V4.7 | <p>Modify voltage measurement range and formula</p> <p>Modify the Reading-Writing process of RTC Register</p> <p>Delete STOP bit of ANA_ADCCTRL</p>   |
| 2019.06.17 | V4.8 | <p>Modify ADC temperature measurement mode. It must be configured as no divider or resistor divider mode. It cannot be configured as capacitor divider.</p> <p>Add parameters used in ADC test battery voltage and ADC_CHx pin voltage to the Infor region. Add ADC calculation formula in ADC section.</p>   |
|            |      | <p>Add IOE6 and IOE7.</p> <p>Add note that channel 10 of ADC requires 4 ADC conversions.</p>  |
| 2019.11.29 | V4.9 | Add chip mark description.  |
| 2020.03.13 | V5.0 | Add chip V8531.   |

|            |       |   |
|------------|-------|---|
| 2020.05.18 | V5.1  | <ul style="list-style-type: none"> <li>1. Modify the flow chart of RTC auto-calibration.</li> <li>2. Modify the default value of IOF_IE and IOF_OEN to 7.</li> </ul>    |
| 2020.05.31 | V5.2  | Modify the number of GPIOs. The number of GPIOs for V8500, V8530 and V8531 is 82, 69 and 71 respectively.   |
| 2020.06.16 | V5.3  | Modify the name of the 75 pin of V8500 from VDD to VDDCAP (main power supply decoupling pin), and it is recommended to connect an external 0.1uF capacitor.             |
| 2021.04.22 | V5.4  | Modify the number of PWM for V8520.   |
| 2021.09.03 | V5.5  | Modify the pin description of V8531(pin 70~74).   |
| 2021.12.31 | V5.6  | Modify the description of the RXIF bit in UARTx_INTSTS register.  |
| 2022.02.17 | V5.7  | Modify outline dimensions for V8520/V8530   |
| 2022.03.29 | V5.8  | <p>Correct RTC_ACTEMP register and RTC_ACPPM register has no default value</p> <p>Modify V85XX ADC clock source selection register in clock function block diagram;</p> |
| 2023.02.17 | V 5.9 | Add V8510T/V8510A/V8531A/V8520A;  |

# General Description

The V85XX series is a highly integrated 32-bit MCU which is suitable for multifunctional and Ultra-low-power IoT product. It is integrated with Cortex-M0 MCU, 256KB Flash, 32KB SRAM, UART/SPI/I2C interface, LCD, WDT and RTC. The V85XX series also supports kinds of low-power mode and RTC independent power-supply.

# Features

- Working voltage:
  - V8500/ V8530/ V8531/ V8531A/ V8510/ V8510A/ V8510T: 2.2V ~ 5.5V.
  - V8520/ V8520A: 2.2V ~ 3.6V.
- Working Current:
  - Normal mode: 1.633 mA @6.5536MHz
  - Idle mode: 0.379 mA @6.5536MHz
  - Sleep mode (LCD active, RTC\_PSCA=0, VDD=3.3V, AVCCLO power down): 9.3 $\mu$ A
  - Sleep mode (LCD inactive, RTC\_PSCA=0, VDD=3.3V, AVCCLO power down): 3.1 $\mu$ A
  - Deep Sleep mode (RTC\_PSCA=0, VDD=3.3V, AVCCLO power down): 2.9 $\mu$ A
  - RTC only mode (RTC\_PSCA=0, BATRTC=3.3V): 1.3 $\mu$ A
- Package:
  - LQFP100 (V8500)
  - LQFP80 (V8530/ V8531/ V8531A)
  - LQFP64 (V8510/ V8510A/ V8510T)
  - TQFP48 (V8520/ V8520A)
- Operation Temperature:
  - V8500/V8530/V8531/V8531A/V8510/ V8510A/V8520/V8520A: -40~+85°C
  - V8510T: -40~+105°C
- Storage Temperature: -55~+150°C
- MCU
  - 32 bits Cortex-M0 with maximum 26.2144MHz operation speed.
  - Single cycle multiplier.
  - Standard 2-wires SWD debug interface.
  - 256KB FLASH with write protect, support both IAP and ISP (V8520A/ V8510A/ V8531A only support 128KB FLASH).
  - 32K bytes SRAM with parity check and data retention under sleep mode.
  - 256 bytes SRAM with data retention under deep-sleep mode.
  - Support abort exception detection including FLASH check-sum error, SRAM parity error, memory address error and memory align error.
- Interface Controller
  - Maximum 6 UART controllers with parity check.
  - Each UART TX channel can be coupled with IR carrier for IR transmission.
  - Maximum 2 ISO7816 controllers.
  - Maximum 2 SPI master/slave controllers.
  - Maximum 1 I2C master/slave controller.
  - 4 32 bits timers.
  - 4 16 bits PWM timers.
  - 4 channels DMA controller.

- 128/192/256 bits AES CODEC.
- ECC encrypt/decrypt accelerated engine.
- Dual frame buffer LCD controller
  - ✓ 4COM/6COM/8COM.
  - ✓ 1/3 or 1/4 bias.
  - ✓ Support multi-kinds of scan frequency.
  - ✓ LCD voltage: The default output is about 3.3V. Adjustment range: 2.7~3.6V, 0.06V per step.
- Watch dog timers with programmable period.
- Support multiple wake-up sources under each mode.
- Maximum 82 GPIOs.
- Maximum 16 GPIOs can be external interrupt and wakeup sources under all modes.
- Analog Controller
  - 16bits ADC with 10Ksps.
  - Maximum 8 external input.
  - ADC supports manual sample mode or auto sample mode.
  - Maximum 2 comparators with single end input or differential input.
  - Embedded 32KHz and 6.5MHz RCO.
  - Embedded 2 PLLs.
  - Support external 32.768KHz crystal or 6.5536MHz crystal (optional).
  - Support crystal absent detect for both 32.768KHz and 6.5536MHz crystal.
  - Each clock can be selected to be system clock.
  - Support digital clock divider up-to 1/256.
  - Support low voltage detection with programmable level.
  - Support power-on reset for both AVCC and DVCC.
  - Support two DC input with auto-switch function and voltage detection for each input.
  - Support standalone RTC battery input.
  - Support 1ppm RTC auto-calibration under all modes.

**V85XX series product**

|                              | <b>V8500</b>           | <b>V8530</b>           | <b>V8531</b>        | <b>V8531A</b> | <b>V8510(T)</b>  | <b>V8510A</b> | <b>V8520</b>     | <b>V8520A</b> |
|------------------------------|------------------------|------------------------|---------------------|---------------|------------------|---------------|------------------|---------------|
| <b>FLASH</b>                 | 256KB                  | 256KB                  | 256KB               | 128KB         | 256KB            | 128KB         | 256KB            | 128KB         |
| <b>SRAM</b>                  | 32KB                   | 32KB                   | 32KB                |               | 32KB             |               | 32KB             |               |
| <b>ADC channel</b>           | 8                      | 7                      | 8                   |               | 4                |               | 4                |               |
| <b>Tiny ADC channel</b>      | 2                      | 2                      | 2                   |               | 0                |               | 0                |               |
| <b>UART</b>                  | 6                      | 6                      | 6                   |               | 5                |               | 5                |               |
| <b>UART32K</b>               | 2                      | 2                      | 2                   |               | 2                |               | 2                |               |
| <b>ISO7816</b>               | 2                      | 2                      | 2                   |               | 2                |               | 2                |               |
| <b>SPI</b>                   | 2                      | 2                      | 2                   |               | 2                |               | 2                |               |
| <b>I2C</b>                   | 1                      | 1                      | 1                   |               | 1                |               | 1                |               |
| <b>Comparator</b>            | 2                      | 2                      | 2                   |               | 1                |               | 1                |               |
| <b>GPIO</b>                  | 82                     | 69                     | 71                  |               | 53               |               | 41               |               |
| <b>External interrupt IO</b> | 16                     | 15                     | 16                  |               | 15               |               | 9                |               |
| <b>32-bit Timer</b>          | 4                      | 4                      | 4                   |               | 4                |               | 4                |               |
| <b>16-bit PWM Timer</b>      | 4                      | 4                      | 4                   |               | 4                |               | 4                |               |
| <b>PWM out</b>               | 4                      | 4                      | 4                   |               | 4                |               | 4                |               |
| <b>DMA channel</b>           | 4                      | 4                      | 4                   |               | 4                |               | 4                |               |
| <b>LCD</b>                   | 76x4,<br>74x6,<br>72x8 | 63x4,<br>61x6,<br>59x8 | 65x4, 63x6,<br>61x8 |               | 49x4, 47x6, 45x8 |               | 37x4, 35x6, 33x8 |               |
| <b>Package type</b>          | 100-LQFP               | 80-LQFP                | 80-LQFP             |               | 64-LQFP          |               | 48-TQFP          |               |

# Table of Contents

|   |           |
|---|-----------|
| <b>Revision History .....</b>                                     | <b>2</b>  |
| <b>General Description.....</b>                                   | <b>8</b>  |
| <b>Features.....</b>  | <b>8</b>  |
| <b>Table of Contents .....</b>                                    | <b>11</b> |
| <b>Figure List .....</b>  | <b>22</b> |
| <b>Table List .....</b>   | <b>25</b> |
| <b>1. Electrical Characteristics.....</b>                         | <b>35</b> |
| 1.1. Absolute Maximum Ratings .....                               | 35        |
| 1.2. Normal Operating Voltage.....                                | 35        |
| 1.3. Driving Capability Characteristics.....                      | 35        |
| 1.4. Switching resistance of Power PIN .....                      | 36        |
| 1.5. Power consumption.....                                       | 36        |
| 1.6. Embedded Reset and Power Control Block Characteristics ..... | 38        |
| 1.7. GPIO Characteristics .....                                   | 39        |
| 1.8. ADC Characteristics .....                                    | 40        |
| 1.9. Comparator Characteristics .....                             | 41        |
| 1.10. Clock and PLL Characteristics .....                         | 41        |
| 1.11. FLASH and SRAM Characteristics .....                        | 42        |
| 1.12. ESR Characteristics of Crystal Oscillator.....              | 43        |
| 1.13. Stabilization Time of Clock and Wake up Time .....          | 43        |
| 1.14. ADC Conversion Time.....                                    | 43        |
| 1.15. TinyADC Conversion Time .....                               | 44        |
| 1.16. ESD handling ratings.....                                   | 45        |
| <b>2. Pin Assignments .....</b>                                   | <b>46</b> |
| 2.1. V8500 Pin Assignments .....                                  | 46        |
| 2.2. V8530 Pin Assignments .....                                  | 47        |
| 2.3. V8531/V8531A Pin Assignments .....                           | 48        |
| 2.4. V8510/V8510A/V8510T Pin Assignments .....                    | 49        |
| 2.5. V8520/V8520A Pin Assignments .....                           | 50        |
| 2.6. V85XX Pin Descriptions .....                                 | 51        |
| <b>3. Functional Block Diagram.....</b>                           | <b>58</b> |
| 3.1. Functional Block Diagram .....                               | 58        |
| 3.2. Power System Block Diagram.....                              | 59        |
| 3.3. Clock Block Diagram .....                                    | 61        |
| <b>4. Memory Maps.....</b>  | <b>62</b> |
| 4.1. Register Location .....                                      | 63        |
| 4.1.1. PMU Register Location .....                                | 63        |
| 4.1.2. ANA Register Location .....                                | 64        |
| 4.1.3. RTC Register Location.....                                 | 65        |
| 4.1.4. FLASH Register Location .....                              | 67        |
| 4.1.5. GPIO Register Location .....                               | 68        |

|           |                                    |            |
|-----------|------------------------------------|------------|
| 4.1.6.    | DMA Register Location .....        | 69         |
| 4.1.7.    | UART Register Location.....        | 70         |
| 4.1.8.    | UART 32K Register Location .....   | 71         |
| 4.1.9.    | ISO7816 Register Location .....    | 72         |
| 4.1.10.   | TIMER/PWM Register Location .....  | 73         |
| 4.1.11.   | LCD Register Location .....        | 75         |
| 4.1.12.   | SPI Register Location .....        | 77         |
| 4.1.13.   | I2C Register Location .....        | 77         |
| 4.1.14.   | MISC Register Location.....        | 77         |
| 4.1.15.   | CRYPT Register Location .....      | 78         |
| 4.1.16.   | Info Information Register .....    | 79         |
| <b>5.</b> | <b>Power system .....</b>          | <b>87</b>  |
| 5.1.      | Register Location .....            | 89         |
| 5.2.      | Register Definition .....          | 90         |
| 5.2.1.    | ANA_REG5 Register.....             | 90         |
| 5.2.2.    | ANA_REG6 Register.....             | 90         |
| 5.2.3.    | ANA_REG7 Register.....             | 90         |
| 5.2.4.    | ANA_REG8 Register.....             | 91         |
| 5.2.5.    | ANA_REG9 Register.....             | 91         |
| 5.2.6.    | ANA_REGA Register .....            | 92         |
| 5.2.7.    | ANA_REGF Register.....             | 92         |
| 5.2.8.    | ANA_CTRL Register .....            | 92         |
| 5.2.9.    | ANA_CMPOUT Register .....          | 93         |
| 5.2.10.   | ANA_INSTS Register .....           | 93         |
| 5.2.11.   | ANA_INTEN Register .....           | 94         |
| 5.3.      | 3.3V Regulator Circuit(AVCC) ..... | 95         |
| 5.4.      | Digital Power Supply(DVCC).....    | 96         |
| 5.5.      | Power Supervisor.....              | 97         |
| 5.5.1.    | VDCIN Supervisor .....             | 97         |
| 5.5.2.    | VDD Supervisor .....               | 98         |
| 5.5.3.    | AVCC Supervisor.....               | 98         |
| 5.6.      | Power Switch .....                 | 98         |
| 5.6.1.    | Power Switch 1 .....               | 98         |
| 5.6.2.    | Power Switch 2 .....               | 98         |
| 5.7.      | Application Note .....             | 99         |
| <b>6.</b> | <b>Working Model .....</b>         | <b>100</b> |
| 6.1.      | Introduction.....                  | 100        |
| 6.2.      | Features.....                      | 100        |
| 6.3.      | Functional Block Diagram .....     | 101        |
| 6.4.      | Register Location .....            | 101        |
| 6.5.      | Register Definitions.....          | 102        |
| 6.5.1.    | PMU_DSLEEPEN Register .....        | 102        |
| 6.5.2.    | PMU_DSLEEPASS Register .....       | 102        |
| 6.5.3.    | PMU_CONTROL Register .....         | 103        |
| 6.5.4.    | PMU_STS Register.....              | 104        |
| 6.5.5.    | ANA_CTRL Register .....            | 105        |
| 6.6.      | Reset .....                        | 105        |

|  |            |
|--|------------|
| 6.6.1. External Reset .....                      | 107        |
| 6.6.2. WDT Reset .....                           | 108        |
| 6.6.3. POR Reset.....                            | 108        |
| 6.6.4. M0-soft Reset.....                        | 108        |
| 6.6.5. Wake up from sleep /deep sleep/IDLE ..... | 108        |
| 6.7. Working Model .....                         | 111        |
| 6.8. Application Note .....                      | 114        |
| 6.8.1. External IO Wake-up .....                 | 114        |
| 6.8.2. Deep-sleep Entry Procedure .....          | 114        |
| 6.8.3. Sleep Entry Procedure .....               | 115        |
| 6.8.4. IDLE Entry Procedure .....                | 116        |
| <b>7. Clock Controller.....</b>                  | <b>118</b> |
| 7.1. Introduction.....                           | 118        |
| 7.2. Block Diagram.....                          | 119        |
| 7.3. Register Location .....                     | 120        |
| 7.4. Feature .....                               | 120        |
| 7.5. Register Definition .....                   | 121        |
| 7.5.1. ANA_REG2 Register.....                    | 121        |
| 7.5.2. ANA_REG3 Register.....                    | 121        |
| 7.5.3. ANA_REG4 Register.....                    | 121        |
| 7.5.4. ANA_REG9 Register.....                    | 122        |
| 7.5.5. ANA_REGB Register .....                   | 122        |
| 7.5.6. ANA_REGC Register .....                   | 123        |
| 7.5.7. ANA_CMPOUT Register .....                 | 123        |
| 7.5.8. PMU_CONTROL Register .....                | 123        |
| 7.5.9. PMU_STS Register.....                     | 124        |
| 7.5.10. MISC2_CLKSEL Register .....              | 125        |
| 7.5.11. MISC2_CLKDIVH Register.....              | 125        |
| 7.5.12. MISC2_CLKDIVP Register .....             | 126        |
| 7.5.13. MISC2_HCLKEN Register .....              | 126        |
| 7.5.14. MISC2_PCLKEN Register .....              | 127        |
| <b>8. Analog Controller .....</b>                | <b>129</b> |
| 8.1. Introduction.....                           | 129        |
| 8.2. Feature .....                               | 129        |
| 8.3. Block Diagram.....                          | 129        |
| 8.4. Register Location .....                     | 129        |
| 8.5. Register Definition .....                   | 131        |
| 8.5.1. ANA_REGx Register.....                    | 131        |
| 8.5.2. ANA_REG0 Register.....                    | 132        |
| 8.5.3. ANA_REG1 Register.....                    | 132        |
| 8.5.4. ANA_REG2 Register.....                    | 132        |
| 8.5.5. ANA_REG3 Register.....                    | 133        |
| 8.5.6. ANA_REG4 Register.....                    | 134        |
| 8.5.7. ANA_REG5 Register.....                    | 134        |
| 8.5.8. ANA_REG6 Register.....                    | 134        |
| 8.5.9. ANA_REG7 Register.....                    | 135        |
| 8.5.10. ANA_REG8 Register .....                  | 135        |

|            |  |            |
|------------|--|------------|
| 8.5.11.    | ANA_REG9 Register .....                              | 136        |
| 8.5.12.    | ANA_REGA Register .....                              | 136        |
| 8.5.13.    | ANA_REGB Register .....                              | 137        |
| 8.5.14.    | ANA_REGC Register .....                              | 137        |
| 8.5.15.    | ANA_REGD Register .....                              | 138        |
| 8.5.16.    | ANA_REGE Register .....                              | 138        |
| 8.5.17.    | ANA_REGF Register .....                              | 138        |
| 8.5.18.    | ANA_CTRL Register.....                               | 139        |
| 8.5.19.    | ANA_CMPOUT Register.....                             | 141        |
| 8.5.20.    | ANA_INSTS Register .....                             | 142        |
| 8.5.21.    | ANA_INTEN Register .....                             | 144        |
| 8.5.22.    | ANA_ADCCTRL Register.....                            | 146        |
| 8.5.23.    | ANA_ADCDATAx Register .....                          | 148        |
| 8.5.24.    | ANA_CMPCNTx Register.....                            | 148        |
| 8.5.25.    | ANA_MISC Register.....                               | 149        |
| <b>9.</b>  | <b>ADC Controller .....</b>                          | <b>150</b> |
| 9.1.       | Introduction.....                                    | 150        |
| 9.2.       | Feature .....  | 150        |
| 9.3.       | Block Diagram.....                                   | 150        |
| 9.4.       | Register Location .....                              | 151        |
| 9.5.       | Register Definition .....                            | 151        |
| 9.5.1.     | ANA_REG1 Register.....                               | 151        |
| 9.5.2.     | ANA_REG3 Register.....                               | 152        |
| 9.5.3.     | ANA_INSTS Register .....                             | 152        |
| 9.5.4.     | ANA_INTEN Register .....                             | 153        |
| 9.5.5.     | ANA_ADCCTRL Register.....                            | 153        |
| 9.5.6.     | ANA_ADCDATAx Register .....                          | 156        |
| 9.6.       | Measuring Battery Voltage and External Voltage ..... | 156        |
| 9.7.       | Measuring Temperature .....                          | 159        |
| 9.8.       | ADC Precautions.....                                 | 160        |
| <b>10.</b> | <b>Comparator Controller .....</b>                   | <b>161</b> |
| 10.1.      | Introduction.....                                    | 161        |
| 10.2.      | Feature .....  | 161        |
| 10.3.      | Block Diagram.....                                   | 161        |
| 10.4.      | Register Location .....                              | 162        |
| 10.5.      | Register Definition .....                            | 162        |
| 10.5.1.    | ANA_REG2 Register .....                              | 162        |
| 10.5.2.    | ANA_REG3 Register .....                              | 163        |
| 10.5.3.    | ANA_REG5 Register .....                              | 163        |
| 10.5.4.    | ANA_CTRL Register.....                               | 163        |
| 10.5.5.    | ANA_CMPOUT Register.....                             | 165        |
| 10.5.6.    | ANA_INSTS Register .....                             | 165        |
| 10.5.7.    | ANA_INTEN Register .....                             | 165        |
| 10.5.8.    | ANA_CMPCNTx Register.....                            | 166        |
| <b>11.</b> | <b>Tiny ADC Controller.....</b>                      | <b>167</b> |
| 11.1.      | Introduction .....                                   | 167        |
| 11.2.      | Feature .....  | 167        |

|            |  |            |
|------------|--|------------|
| 11.3.      | Block Diagram.....                             | 167        |
| 11.4.      | Register Location .....                        | 167        |
| 11.5.      | Register Definition .....                      | 168        |
| 11.5.1.    | ANA_REGF Register .....                        | 168        |
| 11.5.2.    | ANA_CMPOUT Register.....                       | 168        |
| 11.5.3.    | ANA_INSTS Register .....                       | 169        |
| 11.5.4.    | ANA_INTEN Register .....                       | 169        |
| 11.5.5.    | ANA_MISC Register.....                         | 169        |
| <b>12.</b> | <b>PMU_WDT Unit.....</b>                       | <b>171</b> |
| 12.1.      | Introduction.....                              | 171        |
| 12.2.      | Features .....                                 | 171        |
| 12.3.      | WDT State in Different Modes.....              | 171        |
| 12.4.      | Block Diagram.....                             | 172        |
| 12.5.      | Register Location .....                        | 172        |
| 12.6.      | Register Definitions.....                      | 172        |
| 12.6.1.    | PMU_WDTPASS Register .....                     | 172        |
| 12.6.2.    | PMU_WDTEN Register .....                       | 172        |
| 12.6.3.    | PMU_WDTCLR Register.....                       | 173        |
| <b>13.</b> | <b>RTC Controller.....</b>                     | <b>174</b> |
| 13.1.      | Introduction.....                              | 174        |
| 13.2.      | Feature .....                                  | 174        |
| 13.3.      | Block Diagram.....                             | 175        |
| 13.4.      | Reading and Writing of RTC Register .....      | 175        |
| 13.4.1.    | Writing of RTC.....                            | 175        |
| 13.4.2.    | Reading of RTC.....                            | 176        |
| 13.5.      | Register Location .....                        | 176        |
| 13.6.      | Register Definition .....                      | 178        |
| 13.6.1.    | RTC_SEC/MIN/DAY/WEEK/MONTH/YEAR Register ..... | 178        |
| 13.6.2.    | RTC_WKUSEC Register .....                      | 179        |
| 13.6.3.    | RTC_WKUMIN Register .....                      | 179        |
| 13.6.4.    | RTC_WKUHOUR Register .....                     | 180        |
| 13.6.5.    | RTC_WKUCNT Register.....                       | 180        |
| 13.6.6.    | RTC_CAL Register.....                          | 181        |
| 13.6.7.    | RTC_DIV Register.....                          | 182        |
| 13.6.8.    | RTC_CTL Register.....                          | 182        |
| 13.6.9.    | RTC_PWD Register.....                          | 182        |
| 13.6.10.   | RTC_CE Register.....                           | 183        |
| 13.6.11.   | RTC_LOAD Register.....                         | 183        |
| 13.6.12.   | RTC_INTSTS Register .....                      | 183        |
| 13.6.13.   | RTC_INTEN Register.....                        | 184        |
| 13.6.14.   | RTC_PSCA Register .....                        | 185        |
| 13.6.15.   | RTC_ACCTRL Register.....                       | 186        |
| 13.6.16.   | RTC_ACTI Register.....                         | 187        |
| 13.6.17.   | RTC_ACF200 Register.....                       | 187        |
| 13.6.18.   | RTC_ACADCW Register .....                      | 187        |
| 13.6.19.   | RTC_ACPx Register .....                        | 188        |
| 13.6.20.   | RTC_ACKx Register .....                        | 188        |

|  |            |
|--|------------|
| 13.6.21. RTC_ACKTEMP Register .....                        | 189        |
| 13.6.22. RTC_ACTEMP Register .....                         | 189        |
| 13.6.23. RTC_ACPPM Register .....                          | 190        |
| 13.6.24. RTC_WKUCNTR Register .....                        | 190        |
| 13.7. Info information register (Related to RTC-Cal) ..... | 190        |
| 13.8. Application Note .....                               | 193        |
| 13.8.1. Temperature Calibration .....                      | 193        |
| 13.8.2. Frequency Error Calibration.....                   | 193        |
| 13.8.3. RTC Manual Temperature Compensation .....          | 195        |
| 13.8.4. RTC Automatic Temperature Compensation.....        | 196        |
| 13.8.5. Application of RTC Auto-calibration .....          | 196        |
| <b>14. FLASH Controller.....</b>                           | <b>198</b> |
| 14.1. Introduction .....                                   | 198        |
| 14.2. Feature .....  | 198        |
| 14.3. Block Diagram.....                                   | 199        |
| 14.4. Register Location .....                              | 199        |
| 14.5. Register Definition .....                            | 200        |
| 14.5.1. FLASH_PASS Register .....                          | 200        |
| 14.5.2. FLASH_CTRL Register.....                           | 201        |
| 14.5.3. FLASH_PGADDR Register.....                         | 201        |
| 14.5.4. FLASH_PGDATA Register.....                         | 202        |
| 14.5.5. FLASH_PGBx Register .....                          | 202        |
| 14.5.6. FLASH_PGHWx Register .....                         | 203        |
| 14.5.7. FLASH_SERASE Register.....                         | 203        |
| 14.5.8. FLASH_CERASE Register.....                         | 204        |
| 14.5.9. FLASH_DSTB Register .....                          | 204        |
| 14.5.10. FLASH_INT Register.....                           | 204        |
| 14.5.11. FLASH_CSSADDR Register .....                      | 205        |
| 14.5.12. FLASH_CSEADDR Register .....                      | 205        |
| 14.5.13. FLASH_CSVALUE Register.....                       | 205        |
| 14.5.14. FLASH_CSCVALUE Register .....                     | 205        |
| 14.5.15. FLASH_STS Register .....                          | 206        |
| 14.5.16. MISC2_FLASHWC Register .....                      | 206        |
| <b>15. GPIO Controller.....</b>                            | <b>208</b> |
| 15.1. Introduction .....                                   | 208        |
| 15.2. Feature .....  | 208        |
| 15.3. Block Diagram.....                                   | 208        |
| 15.4. Register Location .....                              | 208        |
| 15.5. Register Definition .....                            | 210        |
| 15.5.1. PMU_IOAOEN Register .....                          | 210        |
| 15.5.2. PMU_IOAIE Register.....                            | 210        |
| 15.5.3. PMU_IODAT Register.....                            | 211        |
| 15.5.4. PMU_IOATT Register .....                           | 211        |
| 15.5.5. PMU_IOAWKUEN Register.....                         | 212        |
| 15.5.6. PMU_IOASTS Register .....                          | 212        |
| 15.5.7. PMU_IOAINTSTS Register.....                        | 213        |
| 15.5.8. PMU_IOASEL Register .....                          | 213        |

|            |                                  |            |
|------------|----------------------------------|------------|
| 15.5.9.    | PMU_IOANODEG Register .....      | 213        |
| 15.5.10.   | IOX_OEN Register.....            | 214        |
| 15.5.11.   | IOX_IE Register.....             | 214        |
| 15.5.12.   | IOX_DAT Register .....           | 214        |
| 15.5.13.   | IOX_ATT Register.....            | 215        |
| 15.5.14.   | IOX_STS Register .....           | 215        |
| 15.5.15.   | IOB_SEL Register .....           | 215        |
| 15.5.16.   | IOE_SEL Register.....            | 216        |
| 15.5.17.   | IO_MISC Register .....           | 216        |
| 15.6.      | Special Function of IO .....     | 217        |
| 15.6.1.    | Special Function of IOA .....    | 217        |
| 15.6.2.    | Special Function of IOB .....    | 218        |
| 15.6.3.    | Special Function of IOC .....    | 218        |
| 15.6.4.    | Special Function of IOD .....    | 219        |
| 15.6.5.    | Special Function of IOE .....    | 220        |
| 15.6.6.    | Special Function of IOF.....     | 221        |
| <b>16.</b> | <b>DMA Controller .....</b>      | <b>222</b> |
| 16.1.      | Introduction .....               | 222        |
| 16.2.      | Feature .....                    | 222        |
| 16.3.      | Block Diagram.....               | 223        |
| 16.4.      | Register Location .....          | 223        |
| 16.5.      | Register Definition .....        | 224        |
| 16.5.1.    | DMA_IE Register .....            | 224        |
| 16.5.2.    | DMA_STS Register.....            | 226        |
| 16.5.3.    | DMA_CxCTL Register.....          | 227        |
| 16.5.4.    | DMA_CxSRC Register .....         | 229        |
| 16.5.5.    | DMA_CxDST Register .....         | 229        |
| 16.5.6.    | DMA_CxLEN Register .....         | 229        |
| 16.5.7.    | DMA_AESCTL Register.....         | 230        |
| 16.5.8.    | DMA_AESKEYx Register.....        | 230        |
| <b>17.</b> | <b>UART Controller .....</b>     | <b>232</b> |
| 17.1.      | Introduction .....               | 232        |
| 17.2.      | Feature .....                    | 232        |
| 17.3.      | Block Diagram.....               | 232        |
| 17.4.      | Register Location .....          | 233        |
| 17.5.      | Register Definition .....        | 234        |
| 17.5.1.    | UARTx_DATA Register .....        | 234        |
| 17.5.2.    | UARTx_STATE Register.....        | 234        |
| 17.5.3.    | UARTx_CTRL Register .....        | 235        |
| 17.5.4.    | UARTx_INTSTS Register .....      | 236        |
| 17.5.5.    | UARTx_BAUDDIV Register .....     | 236        |
| 17.5.6.    | UARTx_CTRL2 Register.....        | 237        |
| 17.5.7.    | MISC_IREN Register .....         | 237        |
| 17.5.8.    | MISC_DUTYL Register .....        | 238        |
| 17.5.9.    | MISC_DUTYH Register.....         | 238        |
| <b>18.</b> | <b>UART 32K Controller .....</b> | <b>239</b> |
| 18.1.      | Introduction .....               | 239        |

|            |                                   |            |
|------------|-----------------------------------|------------|
| 18.2.      | Feature .....                     | 239        |
| 18.3.      | Block Diagram.....                | 240        |
| 18.4.      | Register Location .....           | 240        |
| 18.5.      | Register Definition .....         | 241        |
| 18.5.1.    | U32Kx_CTRL0 Register.....         | 241        |
| 18.5.2.    | U32Kx_CTRL1 Register.....         | 242        |
| 18.5.3.    | U32Kx_PHASE Register .....        | 243        |
| 18.5.4.    | U32Kx_DATA Register .....         | 243        |
| 18.5.5.    | U32Kx_STS Register .....          | 243        |
| <b>19.</b> | <b>ISO7816 Controller .....</b>   | <b>245</b> |
| 19.1.      | Introduction.....                 | 245        |
| 19.2.      | Feature .....                     | 245        |
| 19.3.      | Block Diagram.....                | 245        |
| 19.4.      | Register Location .....           | 246        |
| 19.5.      | Register Definition .....         | 246        |
| 19.5.1.    | ISO7816x_BAUDDIVL Register .....  | 246        |
| 19.5.2.    | ISO7816x_BAUDDIVH Register.....   | 247        |
| 19.5.3.    | ISO7816x_DATA Register .....      | 247        |
| 19.5.4.    | ISO7816x_INFO Register.....       | 247        |
| 19.5.5.    | ISO7816x_CFG Register .....       | 248        |
| 19.5.6.    | ISO7816x_CLK Register .....       | 249        |
| <b>20.</b> | <b>Timer/PWM Controller .....</b> | <b>251</b> |
| 20.1.      | Introduction.....                 | 251        |
| 20.2.      | Feature .....                     | 251        |
| 20.3.      | Block Diagram.....                | 251        |
| 20.4.      | Register Location .....           | 252        |
| 20.5.      | Register Definition .....         | 255        |
| 20.5.1.    | TMRx_CTRL Register .....          | 255        |
| 20.5.2.    | TMRx_VALUE Register .....         | 255        |
| 20.5.3.    | TMRx_RELOAD Register.....         | 255        |
| 20.5.4.    | TMRx_INT Register .....           | 256        |
| 20.5.5.    | PWMx_CTL Register .....           | 256        |
| 20.5.6.    | PWMx_TAR Register .....           | 258        |
| 20.5.7.    | PWMx_CCTLx Register.....          | 259        |
| 20.5.8.    | PWMx_CCRx Register.....           | 261        |
| 20.5.9.    | PWM_O_SEL Register.....           | 261        |
| <b>21.</b> | <b>LCD Controller.....</b>        | <b>263</b> |
| 21.1.      | Introduction.....                 | 263        |
| 21.2.      | Feature .....                     | 263        |
| 21.3.      | Block Diagram.....                | 264        |
| 21.4.      | LCD Timing .....                  | 264        |
| 21.5.      | LCD Waveform Voltage .....        | 265        |
| 21.6.      | LCD Operating Current .....       | 265        |
| 21.7.      | LCD Drive Waveform .....          | 265        |
| 21.8.      | Register Location .....           | 270        |
| 21.9.      | Register Definition .....         | 271        |
| 21.9.1.    | LCD_FBx Register .....            | 271        |

|            |  |            |
|------------|--|------------|
| 21.9.2.    | LCD_CTRL Register .....                      | 272        |
| 21.9.3.    | LCD_CTRL2 Register .....                     | 273        |
| 21.9.4.    | LCD_SEGCTRL0 Register .....                  | 274        |
| 21.9.5.    | LCD_SEGCTRL1 Register .....                  | 274        |
| 21.9.6.    | LCD_SEGCTRL2 Register .....                  | 275        |
| 21.9.7.    | ANA_REG6 Register .....                      | 275        |
| <b>22.</b> | <b>SPI Controller .....</b>                  | <b>277</b> |
| 22.1.      | Introduction .....                           | 277        |
| 22.2.      | Features .....                               | 277        |
| 22.3.      | Block Diagram.....                           | 278        |
| 22.4.      | Register Location .....                      | 278        |
| 22.5.      | Register Definition .....                    | 279        |
| 22.5.1.    | SPIx_CTRL Register .....                     | 279        |
| 22.5.2.    | SPIx_TXSTS Register .....                    | 281        |
| 22.5.3.    | SPIx_RXDAT Register .....                    | 282        |
| 22.5.4.    | SPIx_RXSTS Register .....                    | 283        |
| 22.5.5.    | SPIx_RXDAT Register .....                    | 285        |
| 22.5.6.    | SPIx_MISC Register .....                     | 285        |
| 22.6.      | Application Note .....                       | 286        |
| 22.6.1.    | Master Mode .....                            | 286        |
| 22.6.2.    | Slave Mode.....                              | 288        |
| 22.6.3.    | Consecutive Bytes Transfer .....             | 289        |
| <b>23.</b> | <b>I2C Controller .....</b>                  | <b>290</b> |
| 23.1.      | Introduction .....                           | 290        |
| 23.2.      | Feature .....                                | 290        |
| 23.3.      | Block Diagram.....                           | 291        |
| 23.4.      | Register Location .....                      | 291        |
| 23.5.      | Register Definition .....                    | 291        |
| 23.5.1.    | I2C_DATA Register.....                       | 291        |
| 23.5.2.    | I2C_ADDR Register.....                       | 292        |
| 23.5.3.    | I2C_CTRL Register.....                       | 292        |
| 23.5.4.    | I2C_STS Register .....                       | 294        |
| 23.5.5.    | I2C_CTRL2 Register .....                     | 301        |
| 23.6.      | Application Notes.....                       | 301        |
| 23.6.1.    | I2C Bus Protocol: Start/Stop Generation..... | 301        |
| 23.6.2.    | Data Transfer Format .....                   | 302        |
| 23.6.3.    | ACK Signal Transmission.....                 | 303        |
| 23.6.4.    | Read-Write Operation.....                    | 303        |
| 23.6.5.    | Interface Timing .....                       | 304        |
| 23.6.6.    | The Resolution for SDA Pin Lock-Status ..... | 306        |
| 23.7.      | Firmware Flow.....                           | 307        |
| 23.7.1.    | Master Transmit Mode .....                   | 307        |
| 23.7.2.    | Master Receive Mode .....                    | 308        |
| 23.7.3.    | Slave Transmit Mode .....                    | 309        |
| 23.7.4.    | Slave Receive Mode .....                     | 310        |
| <b>24.</b> | <b>Interrupt Controller .....</b>            | <b>311</b> |
| 24.1.      | Introduction .....                           | 311        |

|            |   |            |
|------------|---|------------|
| 24.2.      | Feature .....                                 | 311        |
| 24.3.      | Interrupt Sources .....                       | 311        |
| <b>25.</b> | <b>MISC Controller.....</b>                   | <b>315</b> |
| 25.1.      | Introduction .....                            | 315        |
| 25.2.      | Feature .....                                 | 315        |
| 25.3.      | Block Diagram.....                            | 315        |
| 25.4.      | Register Location .....                       | 316        |
| 25.5.      | Register Definition .....                     | 316        |
| 25.5.1.    | MISC_SRAMINT Register .....                   | 316        |
| 25.5.2.    | MISC_SRAMINIT Register .....                  | 317        |
| 25.5.3.    | MISC_PARERR Register .....                    | 318        |
| 25.5.4.    | MISC_IREN Register .....                      | 318        |
| 25.5.5.    | MISC_DUTYL Register .....                     | 318        |
| 25.5.6.    | MISC_DUTYH Register.....                      | 319        |
| 25.5.7.    | MISC_IRQLAT Register .....                    | 319        |
| 25.5.8.    | MISC_HIADDR Register .....                    | 320        |
| 25.5.9.    | MISC_PIADDR Register .....                    | 320        |
| 25.5.10.   | MISC2_FLASHWC Register .....                  | 320        |
| 25.5.11.   | MISC2_CLKSEL Register .....                   | 321        |
| 25.5.12.   | MISC2_CLKDIVH Register .....                  | 321        |
| 25.5.13.   | MISC2_CLKDIVP Register.....                   | 322        |
| 25.5.14.   | MISC2_HCLKEN Register .....                   | 322        |
| 25.5.15.   | MISC2_PCLKEN Register.....                    | 323        |
| <b>26.</b> | <b>CRYPT Controller.....</b>                  | <b>325</b> |
| 26.1.      | Introduction .....                            | 325        |
| 26.2.      | Feature .....                                 | 325        |
| 26.3.      | Block Diagram.....                            | 325        |
| 26.4.      | Register Location .....                       | 326        |
| 26.5.      | Register Definition .....                     | 326        |
| 26.5.1.    | CRYPT_CTRL Register.....                      | 326        |
| 26.5.2.    | CRYPT_PTRA Register.....                      | 327        |
| 26.5.3.    | CRYPT_PTRB Register.....                      | 327        |
| 26.5.4.    | CRYPT_PTRO Register .....                     | 328        |
| 26.5.5.    | CRYPT_CARRY Register .....                    | 328        |
| 26.6.      | Application Note .....                        | 328        |
| 26.6.1.    | Data Format .....                             | 328        |
| 26.6.2.    | Operation Detail .....                        | 329        |
| <b>27.</b> | <b>Debug Features.....</b>                    | <b>331</b> |
| 27.1.      | Feature .....                                 | 331        |
| 27.2.      | SWD Port.....                                 | 331        |
| <b>28.</b> | <b>Cortex-M0 Core Brief Description .....</b> | <b>332</b> |
| 28.1.      | CMSIS Function Specification .....            | 332        |
| <b>29.</b> | <b>Outline Dimensions .....</b>               | <b>333</b> |
| 29.1.      | Outline Dimensions for V8500 .....            | 333        |
| 29.2.      | Outline Dimensions for V8530 .....            | 334        |
| 29.3.      | Outline Dimensions for V8531/V8530A .....     | 335        |

---

|       |  |     |
|-------|--|-----|
| 29.4. | Outline Dimensions for V8510/ V8510A/ V8510T ..... | 336 |
| 29.5. | Outline Dimensions for V8520/V8520A .....          | 337 |

# Figure List

|   |            |
|---|------------|
| <b>Figure 3-1 V85XX Functional Block Diagram.....</b>   | <b>58</b>  |
| <b>Figure 3-2 V8500/V8530/V8531/V8531A/V8510/V8510A/V8510T Power System Block Diagram .....</b> | <b>59</b>  |
| <b>Figure 3-3 V8520/V8520A Power System Block Diagram.....</b>                                  | <b>60</b>  |
| <b>Figure 3-4 V85XX Clock Block Diagram.....</b>  | <b>61</b>  |
| <b>Figure 4-1 V85XX Memory Maps.....</b>  | <b>62</b>  |
| <b>Figure 5-1 V8500/V8530/V8531/V8531A/V8510/V8510A/V8510T Power System Block Diagram .....</b> | <b>88</b>  |
| <b>Figure 5-2 V8520/V8520A Power System Block Diagram.....</b>                                  | <b>89</b>  |
| <b>Figure 5-3 AVCCLO Output and VDD Power Input.....</b>  | <b>96</b>  |
| <b>Figure 5-4 AVCCLO Output and The Load Current .....</b>                                      | <b>96</b>  |
| <b>Figure 5-5 DVCCLO Output and VDD Power Input.....</b>  | <b>97</b>  |
| <b>Figure 5-6 DVCCLO Output and The Load Current .....</b>                                      | <b>97</b>  |
| <b>Figure 5-7 Relation Between VDCIN Input Signal and States of Flag Bits VDCINDROP .....</b>   | <b>98</b>  |
| <b>Figure 6-1 Functional Block Diagram of PMU Controller .....</b>                              | <b>101</b> |
| <b>Figure 6-2 External Reset De-glitch Timing .....</b>   | <b>108</b> |
| <b>Figure 6-3 Power State Flow Chart of V85XX.....</b>  | <b>112</b> |
| <b>Figure 6-4 External Wake-up Example.....</b>   | <b>114</b> |
| <b>Figure 6-5 Deep-sleep Mode Entry Flow .....</b>  | <b>115</b> |
| <b>Figure 6-6 Sleep Mode Entry Flow .....</b>   | <b>116</b> |
| <b>Figure 6-7 IDLE Mode Entry Flow.....</b>   | <b>117</b> |
| <b>Figure 7-1 V85XX Clock Block Diagram.....</b>  | <b>119</b> |
| <b>Figure 8-1 Functional Block Diagram of Analog Controller .....</b>                           | <b>129</b> |
| <b>Figure 9-1 ADC Architecture .....</b>  | <b>150</b> |
| <b>Figure 10-1 hysteresis Window of CMP Controller .....</b>                                    | <b>161</b> |
| <b>Figure 10-2 Functional Block Diagram of CMP Controller .....</b>                             | <b>161</b> |
| <b>Figure 11-1 Functional Block Diagram of Analog Controller .....</b>                          | <b>167</b> |
| <b>Figure 13-1 Functional Block Diagram of RTC Controller.....</b>                              | <b>175</b> |
| <b>Figure 13-2 RTC Manual Temperature Compensation Flow Chart .....</b>                         | <b>195</b> |
| <b>Figure 13-3 RTC Automatic Temperature Compensation Flow Chart .....</b>                      | <b>196</b> |
| <b>Figure 14-1 Functional Block Diagram of FLASH Controller .....</b>                           | <b>199</b> |

|  |            |
|--|------------|
| <b>Figure 15-1 Functional Block Diagram of GPIO Controller .....</b>       | <b>208</b> |
| <b>Figure 16-1 Functional Block Diagram of DMA Controller .....</b>        | <b>223</b> |
| <b>Figure 17-1 Functional Block Diagram of UART Controller.....</b>        | <b>232</b> |
| <b>Figure 18-1 Functional Block Diagram of UART 32K Controller.....</b>    | <b>240</b> |
| <b>Figure 19-1 Functional Block Diagram of ISO7816 Controller .....</b>    | <b>245</b> |
| <b>Figure 20-1 Functional Block Diagram of TIMER Controller .....</b>      | <b>251</b> |
| <b>Figure 20-2 Functional Block Diagram of PWM TIMER Controller.....</b>   | <b>252</b> |
| <b>Figure 20-3 Mode description of PWM TIMER Controller .....</b>          | <b>257</b> |
| <b>Figure 20-4 Example of Continuous Mode .....</b>                        | <b>258</b> |
| <b>Figure 20-5 PWM Output under Up-count Mode.....</b>                     | <b>260</b> |
| <b>Figure 20-6 PWM Output under Continuous Mode.....</b>                   | <b>260</b> |
| <b>Figure 20-7 PWM Output under Up/down Count Mode.....</b>                | <b>261</b> |
| <b>Figure 21-1 Functional Block Diagram of LCD Controller.....</b>         | <b>264</b> |
| <b>Figure 21-2 LCD Controller Structure Diagram .....</b>                  | <b>264</b> |
| <b>Figure 21-3 LCD Drive Waveform of 1/4 Duty and 1/3 Bias.....</b>        | <b>266</b> |
| <b>Figure 21-4 LCD Drive Waveform of 1/6 Duty and 1/3 Bias.....</b>        | <b>267</b> |
| <b>Figure 21-5 LCD Drive Waveform of 1/8 Duty and 1/3 Bias.....</b>        | <b>268</b> |
| <b>Figure 21-6 LCD Drive Waveform of 1/8 Duty and 1/4 Bias.....</b>        | <b>269</b> |
| <b>Figure 21-7 Frame buffer operation mode under different FBMODE.....</b> | <b>274</b> |
| <b>Figure 22-1 Functional Block Diagram of SPI Controller.....</b>         | <b>278</b> |
| <b>Figure 22-2Master Mode, SPO = 0, SPH=0.....</b>                         | <b>287</b> |
| <b>Figure 22-3 Master Mode, SPO = 0, SPH=1.....</b>                        | <b>287</b> |
| <b>Figure 22-4 Master Mode, SPO = 1, SPH=0.....</b>                        | <b>288</b> |
| <b>Figure 22-5 Master Mode, SPO = 1, SPH=1.....</b>                        | <b>288</b> |
| <b>Figure 23-1 Functional Block Diagram of I2C Controller.....</b>         | <b>291</b> |
| <b>Figure 23-2 Start and Stop Conditions .....</b>                         | <b>302</b> |
| <b>Figure 23-3 Write Mode with 7-bits Address.....</b>                     | <b>302</b> |
| <b>Figure 23-4 Read Mode with 7-bits Address.....</b>                      | <b>302</b> |
| <b>Figure 23-5 Data Transfer on The I2C bus .....</b>                      | <b>303</b> |
| <b>Figure 23-6 Acknowledge on The I2C bus .....</b>                        | <b>303</b> |
| <b>Figure 23-7 I2C Bus Connection Example.....</b>                         | <b>304</b> |
| <b>Figure 23-8 Timing on the SCL and SDA .....</b>                         | <b>305</b> |

|  |            |
|--|------------|
| <b>Figure 23-9 AC Timing of I2C Controller.....</b>                  | <b>306</b> |
| <b>Figure 23-10 Operations for Master Transmitter Mode.....</b>      | <b>307</b> |
| <b>Figure 23-11 Operations for Master Receiver Mode .....</b>        | <b>308</b> |
| <b>Figure 23-12 Operations for Slave Transmitter Mode.....</b>       | <b>309</b> |
| <b>Figure 23-13 Operations for Slave Receiver Mode .....</b>         | <b>310</b> |
| <b>Figure 25-1 Functional Block Diagram of MISC Controller .....</b> | <b>315</b> |
| <b>Figure 26-1Functional Block Diagram of CRYPT Controller.....</b>  | <b>325</b> |

# Table List

|   |    |
|---|----|
| <b>Table 1-1 Absolute Maximum Ratings.....</b>  | 35 |
| <b>Table 1-2 Operating Voltage.....</b>   | 35 |
| <b>Table 1-3 Driving Condition of Power PINs.....</b>   | 35 |
| <b>Table 1-4 Switching Resistance of Power PIN.....</b>   | 36 |
| <b>Table 1-5 General Operating Conditions.....</b>  | 36 |
| <b>Table 1-6 Power Consumption of Each Module .....</b>   | 38 |
| <b>Table 1-7 Embedded Reset and Power Control Block Characteristics .....</b>                             | 38 |
| <b>Table 1-8 Hysteresis Voltage Characteristics.....</b>  | 39 |
| <b>Table 1-9 GPIO Characteristics .....</b>   | 39 |
| <b>Table 1-10 ADC Characteristics.....</b>  | 40 |
| <b>Table 1-11 Comparator Characteristics.....</b>   | 41 |
| <b>Table 1-12 Clock and PLL Characteristics .....</b>   | 41 |
| <b>Table 1-13 FLASH and SRAM Characteristics .....</b>  | 42 |
| <b>Table 1-14 ESR Characteristics of Crystal Oscillator .....</b>   | 43 |
| <b>Table 1-15 Stabilization Time of Clock and Wake-up Time .....</b>                                      | 43 |
| <b>Table 1-16 ADC Conversion Time (ADC clock frequency and CIC down sampling rate are variable) .....</b> | 44 |
| <b>Table 1-17 ADC Conversion Time (CIC output skip point number is variable).....</b>                     | 44 |
| <b>Table 1-18 TinyADC Conversion Time .....</b>   | 44 |
| <b>Table 1-19 ESD handling ratings .....</b>  | 45 |
| <b>Table 2-1 V85XX Pin Descriptions.....</b>  | 51 |
| <b>Table 4-1 Register Location of the PMU Controller (PMU Base: 0x40014000) .....</b>                     | 63 |
| <b>Table 4-2 Register Location of the PMU Controller (PMU Retention RAM Base: 0x40014400).....</b>        | 63 |
| <b>Table 4-3 Register Location of ANA Controller (ANA Base: 0x40014200) .....</b>                         | 64 |
| <b>Table 4-4 Register Location of RTC Controller (RTC Base: 0x40014800).....</b>                          | 65 |
| <b>Table 4-5 Register Location of FLASH Controller (FLASH Controller Base: 0x00000000).....</b>           | 67 |
| <b>Table 4-6 Register Location of GPIO Controller (GPIO Base: 0x40000000) .....</b>                       | 68 |
| <b>Table 4-7 Register Location of DMA Controller (DMA Base: 0x40010000) .....</b>                         | 69 |
| <b>Table 4-8 Register Location of UART Controller (UART Base: 0x40011800) .....</b>                       | 70 |
| <b>Table 4-9 Register Location of UART 32K Controller (UART 32K 0 Base: 0x40014100) .....</b>             | 71 |
| <b>Table 4-10 Register Location of ISO7816 Controller (ISO7816 Base: 0x40012000) .....</b>                | 72 |

|   |     |
|---|-----|
| <b>Table 4-11 Register Location of 32b TIMER Controller (32b TIMER Base: 0x40012800).....</b>                       | 73  |
| <b>Table 4-12 Register Location of 16b PWM TIMER Controller (16-bit PWM TIMER Base: 0x40012900).....</b>            | 73  |
| <b>Table 4-13 Register Location of LCD Controller (LCD Base: 0x40002000) .....</b>                                  | 75  |
| <b>Table 4-14 Register Location of SPI1 Controller (SPI1 Base: 0x40011000) .....</b>                                | 77  |
| <b>Table 4-15 Register Location of SPI2 Controller (SPI2 Base: 0x40015800).....</b>                                 | 77  |
| <b>Table 4-16 Register Location of I2C Controller (I2C Base: 0x40010800).....</b>                                   | 77  |
| <b>Table 4-17 Register Location of MISC Controller (MISC Base: 0x40013000).....</b>                                 | 77  |
| <b>Table 4-18 Register Location of MISC2 Controller (MISC2 Base: 0x40013E00) .....</b>                              | 78  |
| <b>Table 4-19 Register Location of CRYPT Controller (MISC Base: 0x40006000) .....</b>                               | 78  |
| <b>Table 4-20 Info Information Register.....</b>  | 79  |
| <b>Table 5-1 Register Location of ANA Controller for Power (ANA Base: 0x40014200) .....</b>                         | 89  |
| <b>Table 5-2 Description of Each Bit in ANA_REG5 for Power .....</b>  | 90  |
| <b>Table 5-3 Description of Each Bit in ANA_REG6 for Power .....</b>  | 90  |
| <b>Table 5-4 Description of Each Bit in ANA_REG7 for Power .....</b>  | 90  |
| <b>Table 5-5 Description of Each Bit in ANA_REG8 for Power .....</b>  | 91  |
| <b>Table 5-6 Description of Each Bit in ANA_REG9 for Power .....</b>  | 91  |
| <b>Table 5-7 Description of Each Bit in ANA_REGA for Power .....</b>  | 92  |
| <b>Table 5-8 Description of Each Bit in ANA_REGF for Power.....</b>   | 92  |
| <b>Table 5-9 Description of ANA_CTRL Register for Power.....</b>  | 92  |
| <b>Table 5-10 Description of ANA_CMPOUT Register for Power.....</b>   | 93  |
| <b>Table 5-11 Description of ANA_INTSTS Register for Power.....</b>   | 93  |
| <b>Table 5-12 Description of ANA_INTEN Register for Power .....</b>   | 94  |
| <b>Table 6-1 Working model Register Location of the PMU Controller (PMU Base: 0x40014000) .....</b>                 | 101 |
| <b>Table 6-2 working model Register Location of the PMU Retention RAM (PMU Retention RAM Base: 0x40014400).....</b> | 101 |
| <b>Table 6-3 Register Location of ANA Controller for Working Mode (ANA Base: 0x40014200)</b>                        | 102 |
| <b>Table 6-4 Description of PMU_DSLEEPEN Register .....</b>   | 102 |
| <b>Table 6-5 Description of PMU_DSLEEPASS Register .....</b>  | 102 |
| <b>Table 6-6 Description of PMU_CONTROL Register .....</b>  | 103 |
| <b>Table 6-7 Description of PMU_STS Register .....</b>  | 104 |
| <b>Table 6-8 Description of ANA_CTRL Register .....</b>   | 105 |

|  |     |
|--|-----|
| <b>Table 6-9 Reset of Each Module under Different Events.....</b>                          | 105 |
| <b>Table 6-10 Clock Source Enable or Disable in Different Modes.....</b>                   | 107 |
| <b>Table 6-11 Interrupt Sources.....</b>   | 108 |
| <b>Table 6-12 Wake-up Source under Each Mode .....</b>                                     | 113 |
| <b>Table 7-1 Clock Source Enable or Disable in Different Modes .....</b>                   | 118 |
| <b>Table 7-2 Register Location of ANA Controller for CLOCK (ANA Base: 0x40014200).....</b> | 120 |
| <b>Table 7-3 Register Location of the PMU Controller (PMU Base: 0x40014000) .....</b>      | 120 |
| <b>Table 7-4 Register Location of MISC2 Controller (MISC2 Base: 0x40013E00) .....</b>      | 120 |
| <b>Table 7-5 Description of ANA_REG2 .....</b>   | 121 |
| <b>Table 7-6 Description of ANA_REG3 .....</b>   | 121 |
| <b>Table 7-7 Description of ANA_REG2 .....</b>   | 121 |
| <b>Table 7-8 Description of ANA_REG9 .....</b>   | 122 |
| <b>Table 7-9 Description of ANA_REGB .....</b>   | 122 |
| <b>Table 7-10 Description of ANA_REGC.....</b>   | 123 |
| <b>Table 7-11 Description of ANA_CMPOUT Register .....</b>                                 | 123 |
| <b>Table 7-12 Description of PMU_CONTROL Register .....</b>                                | 123 |
| <b>Table 7-13 Description of PMU_STS Register.....</b>                                     | 124 |
| <b>Table 7-14 Description of MISC2_CLKSEL Register .....</b>                               | 125 |
| <b>Table 7-15 Description of MISC2_CLKDIVH Register.....</b>                               | 125 |
| <b>Table 7-16 Description of MISC2_CLKDIVP Register .....</b>                              | 126 |
| <b>Table 7-17 Description of MISC2_HCLKEN Register .....</b>                               | 126 |
| <b>Table 7-18 HCLK clock enable of each module .....</b>                                   | 126 |
| <b>Table 7-19 Description of MISC2_PCLKEN Register.....</b>                                | 127 |
| <b>Table 7-20 PCLK Clock Enable of Each Module .....</b>                                   | 127 |
| <b>Table 8-1 Register Location of ANA Controller (ANA Base: 0x40014200) .....</b>          | 129 |
| <b>Table 8-2 Description of ANA_REGx.....</b>  | 131 |
| <b>Table 8-3 Description of each bit in ANA_REG0.....</b>                                  | 132 |
| <b>Table 8-4 Description of each bit in ANA_REG1.....</b>                                  | 132 |
| <b>Table 8-5 Description of each bit in ANA_REG2.....</b>                                  | 132 |
| <b>Table 8-6 Description of each bit in ANA_REG3.....</b>                                  | 133 |
| <b>Table 8-7 Description of each bit in ANA_REG4.....</b>                                  | 134 |
| <b>Table 8-8 Description of each bit in ANA_REG5.....</b>                                  | 134 |

|  |     |
|--|-----|
| <b>Table 8-9 Description of each bit in ANA_REG6.....</b>                                  | 134 |
| <b>Table 8-10 Description of each bit in ANA_REG7 .....</b>                                | 135 |
| <b>Table 8-11 Description of each bit in ANA_REG8 .....</b>                                | 135 |
| <b>Table 8-12 Description of each bit in ANA_REG9 .....</b>                                | 136 |
| <b>Table 8-13 Description of each bit in ANA_REGA.....</b>                                 | 136 |
| <b>Table 8-14 Description of each bit in ANA_REGB.....</b>                                 | 137 |
| <b>Table 8-15 Description of each bit in ANA_REGC.....</b>                                 | 137 |
| <b>Table 8-16 Description of each bit in ANA_REGD.....</b>                                 | 138 |
| <b>Table 8-17 Description of each bit in ANA_REGE .....</b>                                | 138 |
| <b>Table 8-18 Description of each bit in ANA_REGF .....</b>                                | 138 |
| <b>Table 8-19 Description of ANA_CTRL Register .....</b>                                   | 139 |
| <b>Table 8-20 Description of ANA_CMPOUT Register .....</b>                                 | 141 |
| <b>Table 8-21 Description of ANA_INTSTS Register .....</b>                                 | 142 |
| <b>Table 8-22 Description of ANA_INTEN Register .....</b>                                  | 144 |
| <b>Table 8-23 Description of ANA_ADCCTRL Register .....</b>                                | 146 |
| <b>Table 8-24 Description of ANA_ADCDATAx Register.....</b>                                | 148 |
| <b>Table 8-25 Description of ANA_CMPCNTx Register.....</b>                                 | 148 |
| <b>Table 8-26 Description of ANA_MISC Register.....</b>                                    | 149 |
| <b>Table 9-1 Register Location of ANA Controller for ADC (ANA Base: 0x40014200) .....</b>  | 151 |
| <b>Table 2 .....</b>   | 151 |
| <b>Table 9-3 Description of each bit in ANA_REG1 of ADC .....</b>                          | 151 |
| <b>Table 9-4 Description of each bit in ANA_REG3 of ADC .....</b>                          | 152 |
| <b>Table 9-5 Description of ANA_INTSTS Register for ADC .....</b>                          | 152 |
| <b>Table 9-6 Description of ANA_INTEN Register for ADC .....</b>                           | 153 |
| <b>Table 9-7 Description of ANA_ADCCTRL Register .....</b>                                 | 153 |
| <b>Table 9-8 The ADC Sampling Channels.....</b>  | 156 |
| <b>Table 9-9 Description of ANA_ADCDATAx Register.....</b>                                 | 156 |
| <b>Table 9-10 Voltage measurement range and formula .....</b>                              | 157 |
| <b>Table 10-1 Register Location of ANA Controller for CMP (ANA Base: 0x40014200) .....</b> | 162 |
| <b>Table 10-2 Description of each bit in ANA_REG2 for CMP .....</b>                        | 162 |
| <b>Table 10-3 Description of each bit in ANA_REG3 for CMP .....</b>                        | 163 |
| <b>Table 10-4 Description of each bit in ANA_REG5 for CMP .....</b>                        | 163 |

|  |     |
|--|-----|
| <b>Table 10-5 Description of ANA_CTRL Register for CMP .....</b>                           | 163 |
| <b>Table 10-6 Description of ANA_CMPOUT Register for CMP .....</b>                         | 165 |
| <b>Table 10-7 Description of ANA_INTSTS Register for CMP .....</b>                         | 165 |
| <b>Table 10-8 Description of ANA_INTEN Register for CMP .....</b>                          | 165 |
| <b>Table 10-9 Description of ANA_CMPCNTx Register.....</b>                                 | 166 |
| <b>Table 11-1 Register Location of ANA Controller for TADC(ANA Base: 0x40014200) .....</b> | 167 |
| <b>Table 11-2 Description of each bit in ANA_REGF for TADC .....</b>                       | 168 |
| <b>Table 11-3 Description of ANA_CMPOUT Register for TADC.....</b>                         | 168 |
| <b>Table 11-4 Description of ANA_INTSTS Register for TADC.....</b>                         | 169 |
| <b>Table 11-5 Description of ANA_INTEN Register for TADC.....</b>                          | 169 |
| <b>Table 11-6 Description of ANA_MISC Register.....</b>                                    | 169 |
| <b>Table 12-1 WDT Enable or Disable in Different Modes (MODE=1) .....</b>                  | 171 |
| <b>Table 12-2 Register Location of the PMU_WDT Controller (PMU Base: 0x40014000) .....</b> | 172 |
| <b>Table 12-3 Description of PMU_WDTPASS Register .....</b>                                | 172 |
| <b>Table 12-4 Description of PMU_WDTEN Register.....</b>                                   | 172 |
| <b>Table 12-5 Description of PMU_WDTCLR Register .....</b>                                 | 173 |
| <b>Table 13-1 Register Location of RTC Controller (RTC Base: 0x40014800) .....</b>         | 176 |
| <b>Table 13-2 Description of RTC_SEC/MIN/DAY/WEEK/MONTH/YEAR Register .....</b>            | 178 |
| <b>Table 13-3 Description of RTC_WKUSEC Register .....</b>                                 | 179 |
| <b>Table 13-4 Description of RTC_WKUMIN Register.....</b>                                  | 179 |
| <b>Table 13-5 Description of RTC_WKUHOUR Register .....</b>                                | 180 |
| <b>Table 13-6 Description of RTC_WKUCNT Register .....</b>                                 | 180 |
| <b>Table 13-7 Description of RTC_CAL Register.....</b>                                     | 181 |
| <b>Table 13-8 Description of RTC_DIV Register.....</b>                                     | 182 |
| <b>Table 13-9 Description of RTC_CTL Register.....</b>                                     | 182 |
| <b>Table 13-10 Description of RTC_PWD Register .....</b>                                   | 182 |
| <b>Table 13-11 Description of RTC_CE Register.....</b>                                     | 183 |
| <b>Table 13-12 Description of RTC_LOAD Register .....</b>                                  | 183 |
| <b>Table 13-13 Description of RTC_INTSTS Register .....</b>                                | 183 |
| <b>Table 13-14 Description of RTC_INTEN Register .....</b>                                 | 184 |
| <b>Table 13-15 Description of RTC_PSCA Register.....</b>                                   | 185 |
| <b>Table 13-16 Description of RTC_ACCTRL Register.....</b>                                 | 186 |

|  |     |
|--|-----|
| <b>Table 13-17 Description of RTC_ACTI Register.....</b>   | 187 |
| <b>Table 13-18 Description of RTC_ACF200 Register.....</b>   | 187 |
| <b>Table 13-19 Description of RTC_ACADCW Register .....</b>  | 187 |
| <b>Table 13-20 Description of RTC_ACPx Register .....</b>  | 188 |
| <b>Table 13-21 Description of RTC_ACKx Register.....</b>   | 188 |
| <b>Table 13-22 Description of RTC_ACKTEMP Register.....</b>  | 189 |
| <b>Table 13-23 Description of RTC_ACTEMP Register.....</b>   | 189 |
| <b>Table 13-24 Description of RTC_ACPPM Register .....</b>   | 190 |
| <b>Table 13-25 Description of RTC_WKUCNTR Register .....</b>                                       | 190 |
| <b>Table 13-26 Info Information Register (Related to RTC-Cal).....</b>                             | 190 |
| <b>Table 14-1 Register Location of FLASH Controller (FLASH Controller Base: 0x00000000) ....</b>   | 199 |
| <b>Table 14-2 Register Location of MISC2 Controller for FLASH (MISC2 Base: 0x40013E00) ....</b>    | 200 |
| <b>Table 14-3 Description of FLASH_PASS Register .....</b>   | 200 |
| <b>Table 14-4 Description of FLASH_CTRL Register.....</b>  | 201 |
| <b>Table 14-5 Description of FLASH_PGADDR Register .....</b>                                       | 201 |
| <b>Table 14-6 Description of PGADDR and Write Data Port under Different Mode .....</b>             | 201 |
| <b>Table 14-7 Description of FLASH_PGDATA Register.....</b>  | 202 |
| <b>Table 14-8 Description of FLASH_PGBx Register .....</b>   | 202 |
| <b>Table 14-9 Description of FLASH_PGHWx Register.....</b>   | 203 |
| <b>Table 14-10 Description of FLASH_SERASE Register .....</b>                                      | 203 |
| <b>Table 14-11 Description of FLASH_CERASE Register .....</b>                                      | 204 |
| <b>Table 14-12 Description of FLASH_DSTB Register .....</b>  | 204 |
| <b>Table 14-13 Description of FLASH_INT Register.....</b>  | 204 |
| <b>Table 14-14 Description of FLASH_CSSADDR Register .....</b>                                     | 205 |
| <b>Table 14-15 Description of FLASH_CSEADDR Register .....</b>                                     | 205 |
| <b>Table 14-16 Description of FLASH_CSVALUE Register .....</b>                                     | 205 |
| <b>Table 14-17 Description of FLASH_CSCVALUE Register.....</b>                                     | 205 |
| <b>Table 14-18 Description of FLASH_STS Register.....</b>  | 206 |
| <b>Table 14-19 Description of MISC2_FLASHWC Register.....</b>                                      | 206 |
| <b>Table 15-1 Register Location of the PMU_IOA Controller for GPIO(PMU Base: 0x40014000) .....</b> | 208 |
| <b>Table 15-2 Register Location of GPIO Controller (GPIO Base: 0x40000000).....</b>                | 209 |
| <b>Table 15-3 Description of PMU_IOAOEN Register .....</b>   | 210 |

|   |     |
|---|-----|
| <b>Table 15-4 Description of PMU_IOAIE Register.....</b>                          | 210 |
| <b>Table 15-5 Description of PMU_IOADAT Register.....</b>                         | 211 |
| <b>Table 15-6 Description of PMU_IOAATT Register .....</b>                        | 211 |
| <b>Table 15-7 IO Status under Different Kind of Setting.....</b>                  | 211 |
| <b>Table 15-8 Description of PMU_IOAWKUEN Register.....</b>                       | 212 |
| <b>Table 15-9 Description of each IO wake-up mode .....</b>                       | 212 |
| <b>Table 15-10 Description of PMU_IOASTS Register.....</b>                        | 212 |
| <b>Table 15-11 Description of PMU_IOAINTSTS Register.....</b>                     | 213 |
| <b>Table 15-12 Description of PMU_IOASEL Register.....</b>                        | 213 |
| <b>Table 15-13 Description of PMU_IOANODEG Register .....</b>                     | 213 |
| <b>Table 15-14 Description of IOX_OEN Register .....</b>                          | 214 |
| <b>Table 15-15 Description of IOX_IE Register .....</b>                           | 214 |
| <b>Table 15-16 Description of IOX_DAT Register.....</b>                           | 214 |
| <b>Table 15-17 Description of IOX_ATT Register .....</b>                          | 215 |
| <b>Table 15-18 Description of IOX_STS Register .....</b>                          | 215 |
| <b>Table 15-19 Description of IOB_SEL Register .....</b>                          | 215 |
| <b>Table 15-20 Description of IOE_SEL Register.....</b>                           | 216 |
| <b>Table 15-21 Description of IO_MISC Register .....</b>                          | 216 |
| <b>Table 15-22 Special Function of IOA .....</b>                                  | 217 |
| <b>Table 15-23 Special function of IOB .....</b>                                  | 218 |
| <b>Table 15-24 Special function of IOC .....</b>                                  | 218 |
| <b>Table 15-25 Special function of IOD.....</b>                                   | 219 |
| <b>Table 15-26 Special function of IOE .....</b>                                  | 220 |
| <b>Table 15-27 Special function of IOF.....</b>                                   | 221 |
| <b>Table 16-1 Register Location of DMA Controller (DMA Base: 0x40010000).....</b> | 223 |
| <b>Table 16-2 Description of DMA_IE Register.....</b>                             | 224 |
| <b>Table 16-3 Description of DMA_STS Register .....</b>                           | 226 |
| <b>Table 16-4 Description of DMA_CxCTL Register .....</b>                         | 227 |
| <b>Table 16-5 DMA Source Selection .....</b>                                      | 228 |
| <b>Table 16-6 Description of DMA_CxSRC Register.....</b>                          | 229 |
| <b>Table 16-7 Description of DMA_CxDST Register.....</b>                          | 229 |
| <b>Table 16-8 Description of DMA_CxLEN Register .....</b>                         | 229 |

|   |     |
|---|-----|
| <b>Table 16-9 Description of DMA_AESCTL Register .....</b>  | 230 |
| <b>Table 16-10 Description of DMA_AESKEYx Register.....</b>   | 230 |
| <b>Table 17-1 Register Location of UART Controller (UART Base: 0x40011800).....</b>                   | 233 |
| <b>Table 17-2 Register Location of MISC Controller for UART(MISC Base: 0x40013000).....</b>           | 234 |
| <b>Table 17-3 Description of UARTx_DATA Register .....</b>  | 234 |
| <b>Table 17-4 Description of UARTx_STATE Register.....</b>  | 234 |
| <b>Table 17-5 Description of UARTx_CTRL Register .....</b>  | 235 |
| <b>Table 17-6 Description of UARTx_INTSTS Register .....</b>  | 236 |
| <b>Table 17-7 Description of UARTx_BAUDDIV Register.....</b>  | 236 |
| <b>Table 17-8 Description of UARTx_CTRL2 Register.....</b>  | 237 |
| <b>Table 17-9 Description of MISC_IREN Register .....</b>   | 237 |
| <b>Table 17-10 Description of MISC_DUTYL Register .....</b>   | 238 |
| <b>Table 17-11 Description of MISC_DUTYH Register .....</b>   | 238 |
| <b>Table 18-1 Register Location of UART 32K Controller (UART 32K 0 Base: 0x40014100).....</b>         | 240 |
| <b>Table 18-2 Description of U32Kx_CTRL0 Register .....</b>   | 241 |
| <b>Table 18-3 Description of U32Kx_CTRL1 Register .....</b>   | 242 |
| <b>Table 18-4 Description of U32Kx_PHASE Register .....</b>   | 243 |
| <b>Table 18-5 Description of U32Kx_DATA Register.....</b>   | 243 |
| <b>Table 18-6 Description of U32Kx_STS Register.....</b>  | 243 |
| <b>Table 19-1 Register Location of ISO7816 Controller (ISO7816 Base: 0x40012000) .....</b>            | 246 |
| <b>Table 19-2 Description of ISO7816x_BAUDDIVL Register .....</b>                                     | 246 |
| <b>Table 19-3 Description of ISO7816x_BAUDDIVH Register .....</b>                                     | 247 |
| <b>Table 19-4 Description of ISO7816x_DATA Register .....</b>   | 247 |
| <b>Table 19-5 Description of ISO7816x_INFO Register .....</b>   | 247 |
| <b>Table 19-6 Description of ISO7816x_CFG Register.....</b>   | 248 |
| <b>Table 19-7 Description of ISO7816x_CLK Register .....</b>  | 249 |
| <b>Table 19-8 Package format of ISO7816 .....</b>   | 249 |
| <b>Table 20-1 Register Location of 32b TIMER Controller (32b TIMER Base: 0x40012800).....</b>         | 252 |
| <b>Table 20-2 Register Location of 16b PWM TIMER Controller (16b PWM TIMER Base: 0x40012900).....</b> | 253 |
| <b>Table 20-3 Description of TMRx_CTRL Register .....</b>   | 255 |
| <b>Table 20-4 Description of TMRx_VALUE Register.....</b>   | 255 |
| <b>Table 20-5 Description of TMRx_RELOAD Register .....</b>   | 255 |

|  |     |
|--|-----|
| <b>Table 20-6 Description of TMRx_INT Register</b>                                   | 256 |
| <b>Table 20-7 Description of PWMx_CTL Register</b>                                   | 256 |
| <b>Table 20-8 PWMx_TAR Register</b>  | 258 |
| <b>Table 20-9 Description of PWMx_CCTLx Register</b>                                 | 259 |
| <b>Table 20-10 Description of PWMx_CCRx Register</b>                                 | 261 |
| <b>Table 20-11 Description of PWM_O_SEL Register</b>                                 | 261 |
| <b>Table 21-1 Register Location of ANA Controller for LCD (ANA Base: 0x40014200)</b> | 270 |
| <b>Table 21-2 Register Location of LCD Controller (LCD Base: 0x40002000)</b>         | 270 |
| <b>Table 21-3 Description of LCD_FBx Register</b>                                    | 271 |
| <b>Table 21-4 Data arrangement of LCD_FBx</b>  | 272 |
| <b>Table 21-5 Description of LCD_CTRL Register</b>                                   | 272 |
| <b>Table 21-6 Description of LCD_CTRL2 Register</b>                                  | 273 |
| <b>Table 21-7 Description of LCD_SEGCTRL0 Register</b>                               | 274 |
| <b>Table 21-8 Description of LCD_SEGCTRL1 Register</b>                               | 274 |
| <b>Table 21-9 Description of LCD_SEGCTRL2 Register</b>                               | 275 |
| <b>Table 21-10 Description of each bit in ANA_REG6</b>                               | 275 |
| <b>Table 22-1 Register Location of SPI1 Controller (SPI1 Base: 0x40011000)</b>       | 278 |
| <b>Table 22-2 Register Location of SPI2 Controller (SPI2 Base: 0x40015800)</b>       | 279 |
| <b>Table 22-3 Description of SPIx_CTRL Register</b>                                  | 279 |
| <b>Table 22-4 Description of SPIx_TXSTS Register</b>                                 | 281 |
| <b>Table 22-5 Description of SPIx_TXDAT Register</b>                                 | 282 |
| <b>Table 22-6 Description of SPIx_RXSTS Register</b>                                 | 283 |
| <b>Table 22-7 Description of SPIx_RXDAT Register</b>                                 | 285 |
| <b>Table 22-8 Description of SPIx_MISC Register</b>                                  | 285 |
| <b>Table 23-1 Register Location of I2C Controller (I2C Base: 0x40010800)</b>         | 291 |
| <b>Table 23-2 Description of I2C_DATA Register</b>                                   | 291 |
| <b>Table 23-3 Description of I2C_ADDR Register</b>                                   | 292 |
| <b>Table 23-4 Description of I2C_CTRL Register</b>                                   | 292 |
| <b>Table 23-5 SCL clock speed setting</b>  | 293 |
| <b>Table 23-6 Description of I2C_STS Register</b>                                    | 294 |
| <b>Table 23-7 I2C Status in Master Transmitter Mode</b>                              | 294 |
| <b>Table 23-8 I2C Status in Master Receiver Mode</b>                                 | 296 |

|   |     |
|---|-----|
| <b>Table 23-9 I2C Status in Slave Receiver Mode .....</b>                             | 297 |
| <b>Table 23-10 I2C Status in Slave Transmitter Mode.....</b>                          | 299 |
| <b>Table 23-11 I2C Misc. Status.....</b>  | 300 |
| <b>Table 23-12 Description of I2C_CTRL2 Register.....</b>                             | 301 |
| <b>Table 23-13 I2C AC Characteristics.....</b>  | 305 |
| <b>Table 24-1 Interrupt sources.....</b>  | 311 |
| <b>Table 25-1 Register Location of MISC Controller(MISC Base: 0x40013000) .....</b>   | 316 |
| <b>Table 25-2 Register Location of MISC2 Controller (MISC2 Base: 0x40013E00).....</b> | 316 |
| <b>Table 25-3 Description of MISC_SRAMINT Register .....</b>                          | 316 |
| <b>Table 25-4 Description of MISC_SRAMINIT Register.....</b>                          | 317 |
| <b>Table 25-5 Description of MISC_PARERR Register .....</b>                           | 318 |
| <b>Table 25-6 Description of MISC_IREN Register .....</b>                             | 318 |
| <b>Table 25-7 Description of MISC_DUTYL Register .....</b>                            | 318 |
| <b>Table 25-8 Description of MISC_DUTYH Register.....</b>                             | 319 |
| <b>Table 25-9 Description of MISC_IRQLAT Register .....</b>                           | 319 |
| <b>Table 25-10 MISC_HIADDR Register.....</b>  | 320 |
| <b>Table 25-11 MISC_PIADDR Register .....</b>   | 320 |
| <b>Table 25-12 Description of MISC2_FLASHWC Register .....</b>                        | 320 |
| <b>Table 25-13 Description of MISC2_CLKSEL Register .....</b>                         | 321 |
| <b>Table 25-14 Description of MISC2_CLKDIVH Register.....</b>                         | 321 |
| <b>Table 25-15 Description of MISC2_CLKDIVP Register .....</b>                        | 322 |
| <b>Table 25-16 Description of MISC2_HCLKEN Register.....</b>                          | 322 |
| <b>Table 25-17 HCLK Clock Enable of Each Module.....</b>                              | 322 |
| <b>Table 25-18 Description of MISC2_PCLKEN Register .....</b>                         | 323 |
| <b>Table 25-19 PCLK clock Enable of Each Module .....</b>                             | 323 |
| <b>Table 26-1 Register Location of CRYPT Controller(MISC Base: 0x40006000).....</b>   | 326 |

# 1. Electrical Characteristics

## 1.1. Absolute Maximum Ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 1-1 Absolute Maximum Ratings**

| Symbol           | Ratings   | Min    | Max     | Unit |
|------------------|---|--------|---------|------|
| $V_{VDD}-V_{SS}$ | External supply voltage   | -0.3   | +5.8    | V    |
| $V_{IN}-V_{SS}$  | External signal input to GPIO pins.   | -0.3   | +5.8    | V    |
| $S_{VDD}$        | IO power-on slope   | 5V/sec | 1V/usec | --   |
| $I_{INJ\_PAD}$   | Single pin input injection current  | -10    | +10     | mA   |
| $I_{INJ\_SUM}$   | Sum of all input injected current   | -50    | +40     | mA   |
| $T_w$            | Working temperature range (V8500/ V8530/ V8531/ V8531A/ V8510/ V8510A/ V8520/ V8520A) | -40    | +85     | °C   |
|                  | Working temperature range (V8510T)  | -40    | +105    |      |
| $T_s$            | Storage temperature   | -55    | +150    | °C   |
| $T_j$            | PN junction temperature   | -40    | +125    | °C   |

## 1.2. Normal Operating Voltage

**Table 1-2 Operating Voltage**

| Symbol          | Parameter                     | Conditions(-40~+85 °C)                             | Min | Typ   | Max | Unit |
|-----------------|-------------------------------|--|-----|-------|-----|------|
| $V_{IN,VDD}$    | Input voltage range of VDD    | V8500/ V8530/ V8531/ V8531A/ V8510/ V8510A/ V8510T | 2.2 | 3.3/5 | 5.5 | V    |
| $V_{IN,VDD}$    | Input voltage range of VDD    | V8520/V8520A                                       | 2.2 | 3.3   | 3.6 | V    |
| $V_{IN,BATRTC}$ | Input voltage range of BATRTC |  | 2.2 | 3.3/5 | 5.5 | V    |

## 1.3. Driving Capability Characteristics

**Table 1-3 Driving Condition of Power PINs**

| Symbol                   | Parameter                      | Conditions(-40~+85°C) | Min | Typ | Max    | Unit |
|--------------------------|--------------------------------|-----------------------|-----|-----|--------|------|
| I <sub>DRV,VDD</sub>     | Driving Capability of VDD      |                       |     |     | 40*[1] | mA   |
| I <sub>DRV,AVCC</sub>    | Driving Capability of AVCC     |                       |     |     | 30     | mA   |
| I <sub>DRV,DVCC</sub>    | Driving Capability of DVCC     |                       |     |     | 35     | mA   |
| I <sub>DRV,AVCCOUT</sub> | Driving Capability of AVCC_OUT |                       |     |     | 20*[2] | mA   |

\*[1]: Driving current of VDD include peripheral loads and loads at AVCC, DVCC and AVCC\_OUT.

\*[2]: The sum of the driving capability of AVCC pin and AVCC\_OUT pin cannot exceed 30mA.

## 1.4. Switching resistance of Power PIN

Table 1-4 Switching Resistance of Power PIN

| Symbol                          | Parameter   | Conditions(-40~+85°C)                   | Min  | Typ | Max | Unit |
|---------------------------------|---|---|------|-----|-----|------|
| R <sub>on</sub> ,<br>BATRTC2RTC | Switch-on Resistance between BATRTC and RTC module                | RTC module powered by BATRTC<br>IL=10μA | 3.3V | 325 | 500 | 675  |
|                                 |   |   | 5V   | 250 | 400 | 475  |
| R <sub>on</sub> ,<br>VDD2RTC    | Switch-on Resistance between VDD and RTC module                   | RTC module powered by VDD<br>IL=10μA    | 3.3V | 325 | 500 | 675  |
|                                 |   |   | 5V   | 250 | 400 | 475  |
| R <sub>on</sub> ,<br>VDD2AVCC   | Switch-on Resistance between VDD and AVCC when power down AVCCLDO | VDD=3.3V, IL*<30mA                      | 6.5  | 7.3 | 9.0 | ohm  |

\*: Load current on AVCC.

## 1.5. Power consumption

Table 1-5 General Operating Conditions

| Symbol              | Parameter       | Conditions (25 °C , VDD=3.3V, AVCCLDO power off) | Min | Typ  | Max | Unit |
|---------------------|-----------------|--|-----|------|-----|------|
| I <sub>ACTIVE</sub> | Active current. | 26.2144MHz system clock                          |     | 5082 |     | μA   |
|                     |                 | 13.1072MHz system clock                          |     | 2792 |     |      |

|            |                           |   |  |                 |         |
|------------|---------------------------|---|--|-----------------|---------|
|            |                           | 6.5536MHz system clock                  |  | 1633            |         |
|            |                           | 3.2768MHz system clock                  |  | 1016            |         |
|            |                           | 1.6384MHz system clock                  |  | 713             |         |
|            |                           | 819.2kHz system clock                   |  | 548             |         |
|            |                           | 409.6kHz system clock                   |  | 461             |         |
|            |                           | 204.8kHz system clock                   |  | 418             |         |
|            |                           | 32K RC system clock(FLASH deep-standby) |  | 10.0            |         |
|            |                           | 32K RC system clock(power on FLASH)     |  | 75.0            |         |
| $I_{IDLE}$ | Idle current.             | 26.2144MHz system clock                 |  | 1114            | $\mu A$ |
|            |                           | 13.1072MHz system clock                 |  | 625             |         |
|            |                           | 6.5536MHz system clock                  |  | 379             |         |
|            |                           | 3.2768MHz system clock                  |  | 256             |         |
|            |                           | 1.6384MHz system clock                  |  | 195             |         |
|            |                           | 819.2kHz system clock                   |  | 164             |         |
|            |                           | 409.6kHz system clock                   |  | 149             |         |
|            |                           | 204.8kHz system clock                   |  | 141             |         |
|            |                           | 32K RC system clock                     |  | 5.1             |         |
|            |                           | RTCCLK no frequency division            |  | 3.1<br>6.3@80°C |         |
| $I_{SLP1}$ | Sleep current at LCD off. | RTCCLK 4 frequency division             |  | 2.8             | $\mu A$ |
|            |                           | RTCCLK no frequency division            |  | 9.3             |         |
| $I_{SLP2}$ | Sleep current at LCD on.  | RTCCLK 4 frequency division             |  | 9.0             | $\mu A$ |
|            |                           | RTCCLK no frequency division            |  | 2.9             |         |
| $I_{DSLP}$ | Deep-sleep current,       | RTCCLK 4 frequency division             |  | 2.6             | $\mu A$ |

|                      |   |                              |  |     |  |    |
|----------------------|---|------------------------------|--|-----|--|----|
| I <sub>RTCONLY</sub> | RTC only mode current,<br>BATRTC = 3.3V<br>VDD=0V | RTCCLK no frequency division |  | 1.3 |  | μA |
|                      |   | RTCCLK 4 frequency division  |  | 1.1 |  |    |

**Table 1-6 Power Consumption of Each Module**

| module      | Power consumption(μA) | State (25°C, VDD=3.3V)        |
|-------------|-----------------------|-------------------------------|
| CMP 1/2     | 0.08                  | IT_CMP=00(Bias current=20nA)  |
|             | 0.4                   | IT_CMP=01(Bias current=100nA) |
|             | 2                     | IT_CMP=1*(Bias current=500nA) |
| BGP         | 108                   |                               |
| ADC         | 230                   |                               |
| TinyADC     | 0.7                   |                               |
| Temp sensor | 370                   |                               |
| LCD         | 5                     | LCD driving res=600k          |
|             | 9.9                   | LCD driving res=300k          |
|             | 14.5                  | LCD driving res=200k          |
|             | 19                    | LCD driving res=150k          |
| 32768 XTAL  | 0.6                   |                               |
| 32K RC      | 0.2                   |                               |
| 6.5M RC     | 80                    |                               |
| 6.5M XTAL   | 120                   |                               |
| PLL_L       | 20                    |                               |
| PLL_H       | 40                    |                               |
| AVCCLDO     | 1                     |                               |

## 1.6. Embedded Reset and Power Control Block Characteristics

**Table 1-7 Embedded Reset and Power Control Block Characteristics**

| Symbol           | Parameter             | Conditions (25°C) | Min | Typ | Max | Unit |
|------------------|-----------------------|-------------------|-----|-----|-----|------|
| t <sub>RST</sub> | Reset de-bounce time. |                   |     | 20  |     | μS   |

|                    |                                  |  |       |      |       |    |
|--------------------|----------------------------------|--|-------|------|-------|----|
| $V_{PORH}$         | PORH detect voltage (AVCCLDO).   |  | 1.955 | 2.08 | 2.163 | V  |
| $V_{PORL}$         | PORL detect voltage (DVCCCLDO).  |  | 1.222 | 1.3  | 1.352 | V  |
| $V_{VDCIN}$        | VDCIN detect level.              |  | 1.222 | 1.3  | 1.352 | V  |
| $V_{AVCCLV}$       | AVCCLV detect level.             |  | 2.35  | 2.5  | 2.6   | V  |
| $V_{VDDALRAM}$     | VDD supervisor voltage threshold | $V_{TH}$ configurable, $V_{TH}=2.9V$ ; | 2.726 | 2.9  | 3.016 | V  |
| AVCC               | AVCC voltage                     |  | 3.2   | 3.3  | 3.4   | V  |
| $V_{AVCC\_Drop}$   | AVCC voltage drop                | $I_{OUT}=30mA$                         |       |      | 200   | mV |
| LCDLDO             | LCDLDO voltage                   |  | 3.2   | 3.3  | 3.4   | V  |
| $V_{LCDLDO\_Drop}$ | LCDLDO voltage drop              |  |       |      | 20    | mV |

**Table 1-8 Hysteresis Voltage Characteristics**

| Symbol                | Parameter                          | Conditions (25°C)          | Min   | Typ   | Max   | Unit |
|-----------------------|------------------------------------|----------------------------|-------|-------|-------|------|
| $V_{PORH\_HTRES}$     | PORH detect hysteresis voltage.    |                            | 53.2  | 66.5  | 79.8  | mV   |
| $V_{PORL\_HTRES}$     | PORL detect hysteresis voltage.    |                            | 33.6  | 42.0  | 50.4  | mV   |
| $V_{VDCIN\_HTRES}$    | VDCIN detect hysteresis voltage.   |                            | 33.6  | 42.0  | 50.4  | mV   |
| $V_{AVCCLV\_HTRES}$   | AVCCLV detect hysteresis voltage.  |                            | 33.6  | 42.0  | 50.4  | mV   |
| $V_{VDDALRAM\_HTRES}$ | VDD supervisor hysteresis voltage. | $V_{TH\_VDDALARM} = 4.5 V$ | 114.0 | 142.5 | 171.0 | mV   |
|                       |                                    | $V_{TH\_VDDALARM} = 4.2V$  | 106.4 | 133.0 | 159.6 | mV   |
|                       |                                    | $V_{TH\_VDDALARM} = 3.9 V$ | 98.8  | 123.5 | 148.2 | mV   |
|                       |                                    | $V_{TH\_VDDALARM} = 3.6V$  | 91.2  | 114.0 | 136.8 | mV   |
|                       |                                    | $V_{TH\_VDDALARM} = 3.2 V$ | 81.1  | 101.4 | 121.6 | mV   |
|                       |                                    | $V_{TH\_VDDALARM} = 2.9 V$ | 73.5  | 91.9  | 110.2 | mV   |
|                       |                                    | $V_{TH\_VDDALARM} = 2.6 V$ | 65.9  | 82.4  | 98.8  | mV   |
|                       |                                    | $V_{TH\_VDDALARM} = 2.3 V$ | 58.3  | 72.9  | 87.4  | mV   |

## 1.7. GPIO Characteristics

**Table 1-9 GPIO Characteristics**

| Symbol           | Parameter                  | V <sub>VDDIO</sub> | Conditions<br>(-40~85°C) | Min                   | Max                   | Unit |
|------------------|----------------------------|--------------------|--------------------------|-----------------------|-----------------------|------|
| V <sub>IH</sub>  | Input high voltage         | 5V                 |                          | 0.7*V <sub>VDD</sub>  |                       | V    |
|                  |                            | 3.3V               |                          | 2                     |                       |      |
| V <sub>IL</sub>  | Input low voltage          | 5V                 |                          |                       | 0.3* V <sub>VDD</sub> | V    |
|                  |                            | 3.3V               |                          |                       | 0.3* V <sub>VDD</sub> | V    |
| V <sub>HYS</sub> | Schmitt trigger hysteresis | 5V                 |                          | 0.1* V <sub>VDD</sub> |                       | V    |
|                  |                            | 3.3V               |                          |                       |                       |      |
| I <sub>IH</sub>  | Input high current         | 5V                 |                          |                       | +1                    | μA   |
|                  |                            | 3.3V               |                          |                       |                       |      |
| I <sub>IL</sub>  | Input low current          | 5V                 |                          | -1                    |                       | μA   |
|                  |                            | 3.3V               |                          |                       |                       |      |
| V <sub>OH</sub>  | Output high voltage        | 5V                 | 11.2mA                   | V <sub>VDD</sub> -0.8 | V <sub>VDD</sub>      | V    |
|                  |                            | 3.3V               | 5.6mA                    | 2.4                   | V <sub>VDD</sub>      | V    |
| V <sub>OL</sub>  | Output low voltage         | 5V                 | 11.2mA                   |                       | 0.5                   | V    |
|                  |                            | 3.3V               | 5.6mA                    |                       | 0.4                   | V    |
| C <sub>IN</sub>  | Input capacitance          | 5V                 |                          |                       | 10                    | pF   |
|                  |                            | 3.3V               |                          |                       |                       |      |

## 1.8. ADC Characteristics

Table 1-10 ADC Characteristics

| Symbol             | Parameter                             | Conditions<br>(25°C) | Min  | Typ    | Max  | Unit |
|--------------------|---------------------------------------|----------------------|------|--------|------|------|
| BGPREF             | BGP Voltage                           |                      | 1.18 | 1.2    | 1.22 | V    |
| PSRR               | Power Supply Rejection Ratio of BGP   |                      |      | -55    |      | dB   |
| V <sub>ADC</sub>   | ADC operation voltage                 |                      | 2.7  | 3.3    | 3.6  | V    |
| I <sub>ADC</sub>   | ADC operation current.                |                      | 170  | 230    | 350  | μA   |
| f <sub>ADCLK</sub> | ADC sampling clock.                   |                      |      | 1.6384 |      | MHz  |
| C <sub>ADC</sub>   | Internal sample and hold capacitance. |                      |      | 1      |      | pF   |
| INL                | Integrated non linearity.             |                      |      | 2      |      | LSB  |
| DNL                | Differential non linearity.           |                      |      | 1      |      | LSB  |

|                        |  |  |      |     |    |
|------------------------|--|--|------|-----|----|
| Offset                 | Offset error                             |  | 5    |     | mV |
| V <sub>WITHSTAND</sub> | Withstand voltage (input of ADC Channel) |  | -0.7 | VDD | V  |

## 1.9. Comparator Characteristics

Table 1-11 Comparator Characteristics

| Symbol              | Parameter                          | Conditions (25°C)                                  | Min   | Typ  | Max     | Unit |
|---------------------|------------------------------------|--|-------|------|---------|------|
| V <sub>CMP</sub>    | Comparator operation voltage(AVCC) |  | 2.2   | 3.3  | 3.6     | V    |
| I <sub>CMP</sub>    | Comparator operation current.      | Input bias current 20nA, input 50kHz square wave.  |       | 0.08 |         | µA   |
|                     |                                    | Input bias current 100nA, input 50kHz square wave. |       | 0.4  |         | µA   |
|                     |                                    | Input bias current 500nA, input 50kHz square wave. |       | 2    |         | µA   |
| td                  | Propagation delay                  | Input bias current 20nA, input 50kHz square wave.  |       | 1.6  |         | µS   |
|                     |                                    | Input bias current 100nA, input 50kHz square wave. |       | 0.63 |         | µS   |
|                     |                                    | Input bias current 500nA, input 50kHz square wave. |       | 0.27 |         | µS   |
| V <sub>CMPIN</sub>  | Comparator input voltage range.    |  | 0.8   |      | VDD-0.3 | V    |
| V <sub>CMPREF</sub> | Comparator reference voltage       | Reference voltage is VREF                          | 1.222 | 1.3  | 1.352   | V    |
|                     |                                    | Reference voltage is BGREF                         | 1.18  | 1.2  | 1.22    | V    |
| V <sub>HTRES</sub>  | Comparator hysteresis voltage      |  | 20.0  | 25.0 | 30.0    | mV   |

## 1.10. Clock and PLL Characteristics

Table 1-12 Clock and PLL Characteristics

| Symbol             | Parameter                    | Conditions (-40~85 °C) | Min  | Typ | Max  | Unit |
|--------------------|------------------------------|------------------------|------|-----|------|------|
| V <sub>DDPLL</sub> | PLL operating voltage (DVCC) |                        | 1.35 | 1.5 | 1.65 | V    |
| I <sub>VDPLL</sub> | PLL operating current        |                        |      | 30  |      | µA   |

|               |                               |  |        |     |      |         |
|---------------|-------------------------------|--|--------|-----|------|---------|
| $V_{DDPLLH}$  | PLLH operating voltage (DVCC) |  | 1.35   | 1.5 | 1.65 | V       |
| $I_{VDDPLLH}$ | PLLH operating current        |  | 40     |     |      | $\mu A$ |
| $V_{DDRCL}$   | RCL operating voltage (AVCC)  |  | 2.2    | 3.3 | 3.6  | V       |
| $I_{VDDRCL}$  | RCL operating current         |  | 0.2    |     |      | $\mu A$ |
| $f_{RCL}$     | RCL frequency.                |  | 29.7   | 32  | 35.5 | kHz     |
| $V_{DDRCH}$   | RCH operating voltage (AVCC)  |  | 2.2    | 3.3 | 3.6  | V       |
| $I_{VDDRCH}$  | RCH operating current         |  | 45     |     |      | $\mu A$ |
| $f_{RCH}$     | RCH frequency.                |  | 6.357  | 6.5 | 6.75 | MHz     |
| $V_{DDXOH}$   | XOH operating voltage (AVCC)  |  | 2.2    | 3.3 | 3.6  | V       |
| $I_{VDDXOH}$  | XOH operating current         |  | 150    |     |      | $\mu A$ |
| $f_{XOH}$     | XOH frequency.                |  | 6.5536 |     |      | MHz     |

## 1.11. FLASH and SRAM Characteristics

Table 1-13 FLASH and SRAM Characteristics

| Parameter                          | Conditions    | Min   | Typ | Max  | Unit    |
|------------------------------------|---------------|-------|-----|------|---------|
| FLASH word read access time.       |               | 38    |     |      | ns      |
| FLASH program time                 | -40~85°C      | 20000 |     |      | time    |
| FLASH data retention time          | -40~85°C      | 20    |     |      | year    |
| FLASH byte program time            |               | 6     |     | 7.5  | $\mu S$ |
| FLASH page erase time (512 bytes)  |               | 4     |     | 5    | ms      |
| FLASH chip erase time              |               | 30    |     | 40   | ms      |
| FLASH active read current          | 26MHz access. |       | 2.5 | 3.5  | mA      |
| FLASH active program current       |               |       |     | 3.5  | mA      |
| FLASH active erase current         |               |       |     | 2    | mA      |
| FLASH standby current              |               | 80    | 150 |      | $\mu A$ |
| FLASH deep standby current         |               | 0.1   | 6   |      | $\mu A$ |
| SRAM data retention voltage (DVCC) | -40~85°C      | 1.35  | 1.5 | 1.65 | V       |

## 1.12. ESR Characteristics of Crystal Oscillator

**Table 1-14 ESR Characteristics of Crystal Oscillator**

| Parameter                         | Conditions (-40~85°C) | Min | Typ | Max | Unit |
|-----------------------------------|-----------------------|-----|-----|-----|------|
| ESR of 6.5536M crystal oscillator |                       |     |     | 40  | Ω    |
| ESR of 32768K crystal oscillator  |                       |     |     | 50  | KΩ   |

\*: ESR(Equivalent series resistance)

## 1.13. Stabilization Time of Clock and Wake up Time

**Table 1-15 Stabilization Time of Clock and Wake-up Time**

| Parameter  | Conditions (-40~85°C) | Min | Typ  | Max | Unit |
|--|-----------------------|-----|------|-----|------|
| PLL lock time  |                       |     |      | 1   | ms   |
| PLLH lock time   |                       |     |      | 15  | μS   |
| Stabilization time of RCL                                      |                       |     |      | 200 | μS   |
| Stabilization time of RCH                                      |                       |     |      | 5   | μS   |
| Stabilization time of BGP                                      |                       |     |      | 10  | μS   |
| Wake up time from sleep mode when RCH as system clock          |                       |     | 18.4 |     | μS   |
| Wake up time from sleep mode when PLL as system clock          |                       |     | 1.03 |     | mS   |
| Wake up time from sleep mode when PLLH as system clock         |                       |     | 22.8 |     | μS   |
| Interrupt response time in IDLE mode when RCH as system clock  |                       |     | 6    |     | μS   |
| Interrupt response time in IDLE mode when PLL as system clock  |                       |     | 1.6  |     | μS   |
| Interrupt response time in IDLE mode when PLLH as system clock |                       |     | 1.6  |     | μS   |

## 1.14. ADC Conversion Time

ADC clock frequency, CIC down sampling rate and CIC output skip point number influence the ADC conversion time. Please refer the following tables for the details:

**Table 1-16 ADC Conversion Time (ADC clock frequency and CIC down sampling rate are variable)**

| CIC down    | ADC                | ADCLK/MHz | 6.5536 | 3.2768 | 1.6384 | 0.8192 | 0.4096 |
|-------------|--------------------|-----------|--------|--------|--------|--------|--------|
| Sample rate | Conversion time/ms |           |        |        |        |        |        |
| 1/512       |                    | 0.937     | 0.937  | 1.875  | 3.750  | 7.500  |        |
| 1/256       |                    | 0.468     | 0.468  | 0.937  | 1.875  | 3.750  |        |
| 1/128       |                    | 0.234     | 0.234  | 0.468  | 0.937  | 1.875  |        |
| 1/64        |                    | 0.117     | 0.117  | 0.234  | 0.468  | 0.937  |        |

**Other parameter configuration:** CICSKIP=6, CIC output skip first two points.

Note1: CIC is 3 order filter in this file, the data is stable when the first two sampling points is ignored.

Note2:  $T_{ADC\_CONVERSION} = \frac{1}{R_{CIC\_DownSample} * \frac{f_{ADC}}{2}} * N_{Sample\_Point}$  (except ADC clock equal 6.5536MHz).

Example, CIC down sample is 1/512, ADCLK is 3.2768MHz, and skip first two points, then

$$T_{ADC\_CONVERSION} = \frac{1}{\left(\frac{1}{512} * \frac{3.2768MHz}{2}\right)} * 3 = 0.937ms$$

**Table 1-17 ADC Conversion Time (CIC output skip point number is variable)**

| Parameter            | CIC output skip point number | ADC Conversion time | Unit |
|----------------------|------------------------------|---------------------|------|
| MADC conversion time | 2                            | 1.875               | mS   |
|                      | 3                            | 2.520               | mS   |
|                      | 4                            | 3.150               | mS   |
|                      | 5                            | 3.780               | mS   |
|                      | 6                            | 4.410               | mS   |
|                      | 7                            | 5.040               | mS   |

**Other parameter configuration:** CIC down sample is 1/512, ADCLK is 1.6384MHz

## 1.15. TinyADC Conversion Time

**Table 1-18 TinyADC Conversion Time**

| Parameter | Conditions | Min | Typ | Max | Unit |
|-----------|------------|-----|-----|-----|------|
|           |            |     |     |     |      |

|                         |  |  |    |  |         |
|-------------------------|--|--|----|--|---------|
| TinyADC conversion time |  |  | 40 |  | $\mu$ S |
|-------------------------|--|--|----|--|---------|

## 1.16. ESD handling ratings

Table 1-19 ESD handling ratings

| Parameter | Conditions                 | Min    | Max    |
|-----------|----------------------------|--------|--------|
| HBM       | Mil-Std-883J Method 3015.9 | -4KV   | +4KV   |
| MM        | EDEC EIA/JESD22-A115       | -300V  | +300V  |
| LATCH-UP  | JEDEC EIA/JESD78E          | -200mA | +200mA |

## 2. Pin Assignments

### 2.1. V8500 Pin Assignments

|                                    |    |  |
|------------------------------------|----|--|
| IOD10/SEG6                         | 75 | VDDCAP                                     |
| IOD9/SEG5                          | 74 | IJO11/SEG8                                 |
| IOD8/SEG4                          | 73 | IJO12/SEG8                                 |
| IOD7/COM7/SEG3                     | 72 | IJO13/SEG9                                 |
| IOD6/COM6/SEG2                     | 71 | IJO14/SEG10                                |
| IOD5/COM5/SEG1                     | 70 | IJO15/SEG11                                |
| IOD4/COM4/SEG0                     | 69 | IJO16/SEG12                                |
| IOE3/COM3                          | 68 | IJO17/RX2/SEG12                            |
| IOE2/COM2                          | 67 | IJO18/TX2/SEG13                            |
| IOD1/COM1                          | 66 | IAVSS                                      |
| IOD0/COM0                          | 65 | IJO19/X3/ISO7816_CLK1/SEG14                |
| IOE3/SEG77                         | 64 | IJO20/X3/ISO7816_IO1/EINT15/SEG15          |
| NC                                 | 63 | IJO21/A15/RX1/ISO7816_816_I01/EINT16/SEG16 |
| IOE2/SEG76                         | 62 | IJO22/SPICLK2/SEG17                        |
| IOE1/SEG75                         | 61 | IJO23/SPIMOS12/SEG18                       |
| IOE0/SEG74                         | 60 | IJO24/I2CSCL2/SEG20                        |
| IOA13/RX1/ISO7816_IO0/EINT13/SEG73 | 59 | IJC  |
| IOB3/TX1/ISO7816_CLK0/SEG72        | 58 | IJO25/I2CSDA2/SEG21                        |
| IOA12/RX0/EINT12/SEG71             | 57 | IJO26/SEG22                                |
| IOB2/TX0/PLL_DIV/SEG70             | 56 | IJO27/SEG23                                |
| IOA7/RTC_PLLDIV/EINT7/SEG69        | 55 | IJO28/SEG24                                |
| IOA6/CMP2_O/EINT6/SEG68            | 54 | IJO29/SEG25                                |
| IOA5/CMP2_N/EINT5/SEG67            | 53 | IJO30/SEG26                                |
| IOA4/CMP2_P/EINT4/SEG66            | 52 | IJO31/SEG27                                |
| EXTRSTN                            | 51 | IJO32/SEG28                                |
| 1                                  | 50 | IOC13/SEG29                                |
| 2                                  | 49 | IOC14/SEG30                                |
| 3                                  | 48 | IOC15/SEG31                                |
| 4                                  | 47 | IOE10/SEG32                                |
| 5                                  | 46 | IOE11/SEG33                                |
| 6                                  | 45 | IOE12/SEG34                                |
| 7                                  | 44 | IOE8/SEG35                                 |
| 8                                  | 43 | IOB9/SPI1CSN/SEG36                         |
| 9                                  | 42 | IOB10/SPI1CLK/SEG37                        |
| 10                                 | 41 | AVSS                                       |
| 11                                 | 40 | IOB11/SPI1MISO/SEG38                       |
| 12                                 | 39 | IOB12/SPI1MOSI/SEG39                       |
| 13                                 | 38 | IOB13/I2CSCL/PWM2/SEG40                    |
| 14                                 | 37 | IOB14/I2CSDA/PWM3/SEG41                    |
| 15                                 | 36 | IOB15/TIMER_EXT_CLK/SEG42                  |
| 16                                 | 35 | IOB0/RX4/PWM0/SEG43                        |
| 17                                 | 34 | IOB6/TX4/PWM1/RTCLK_out/SEG44              |
| 18                                 | 33 | IOB1/RX5/PLLL_DIV/SEG45                    |
| 19                                 | 32 | IOB7/TX5/SEG46                             |
| 20                                 | 31 | IOA11/EINT11/ADC_CH6/SEG47                 |
| 21                                 | 30 | IOA10/EINT10/ADC_CH5/SEG48                 |
| 22                                 | 29 | IOA9/EINT9/ADC_CH4/SEG49                   |
| 23                                 | 28 | IOA8/EINT8/ADC_CH3/SEG50                   |
| 24                                 | 27 | IOA3/RTC_PLLDIV/EINT3/SEG51                |
| 25                                 | 26 | IOA2/EINT2/SEG52                           |
| 26                                 |    |  |
| 27                                 |    |  |
| 28                                 |    |  |
| 29                                 |    |  |
| 30                                 |    |  |
| 31                                 |    |  |
| 32                                 |    |  |
| 33                                 |    |  |
| 34                                 |    |  |
| 35                                 |    |  |
| 36                                 |    |  |
| 37                                 |    |  |
| 38                                 |    |  |
| 39                                 |    |  |
| 40                                 |    |  |
| 41                                 |    |  |
| 42                                 |    |  |
| 43                                 |    |  |
| 44                                 |    |  |
| 45                                 |    |  |
| 46                                 |    |  |
| 47                                 |    |  |
| 48                                 |    |  |
| 49                                 |    |  |
| 50                                 |    |  |
| 51                                 |    |  |
| 52                                 |    |  |
| 53                                 |    |  |
| 54                                 |    |  |
| 55                                 |    |  |
| 56                                 |    |  |
| 57                                 |    |  |
| 58                                 |    |  |
| 59                                 |    |  |
| 60                                 |    |  |
| 61                                 |    |  |
| 62                                 |    |  |
| 63                                 |    |  |
| 64                                 |    |  |
| 65                                 |    |  |
| 66                                 |    |  |
| 67                                 |    |  |
| 68                                 |    |  |
| 69                                 |    |  |
| 70                                 |    |  |
| 71                                 |    |  |
| 72                                 |    |  |
| 73                                 |    |  |
| 74                                 |    |  |
| 75                                 |    |  |
| 76                                 |    |  |
| 77                                 |    |  |
| 78                                 |    |  |
| 79                                 |    |  |
| 80                                 |    |  |
| 81                                 |    |  |
| 82                                 |    |  |
| 83                                 |    |  |
| 84                                 |    |  |
| 85                                 |    |  |
| 86                                 |    |  |
| 87                                 |    |  |
| 88                                 |    |  |
| 89                                 |    |  |
| 90                                 |    |  |
| 91                                 |    |  |
| 92                                 |    |  |
| 93                                 |    |  |
| 94                                 |    |  |
| 95                                 |    |  |
| 96                                 |    |  |
| 97                                 |    |  |
| 98                                 |    |  |
| 99                                 |    |  |
| 100                                |    |  |



**V8500**


## 2.2. V8530 Pin Assignments



## 2.3. V8531/V8531A Pin Assignments



## 2.4. V8510/V8510A/V8510T Pin Assignments



## 2.5. V8520/V8520A Pin Assignments



## 2.6. V85XX Pin Descriptions

**Table 2-1 V85XX Pin Descriptions**

| Pin Number |       |                  |                             |                  | Pin Name | Type | Description   |
|------------|-------|------------------|-----------------------------|------------------|----------|------|---|
| V8500      | V8530 | V8531/<br>V8531A | V8510/<br>V8510A/<br>V8510T | V8520/<br>V8520A |          |      |   |
| 1          | 1     | 1                |                             |                  | IOF0     | I/O  | Default: IOF0<br>Function 1: 6.5536M crystal input  |
| 2          | 2     | 2                |                             |                  | IOF1     | I/O  | Default: IOF1<br>Function 1: 6.5536M crystal output   |
| 3          | 3     | 3                |                             | 2                | IOE4     | I/O  | Default: IOE4<br>Function 1: ADC_CH7 input<br>Function 2: SEG63   |
| 4          | 4     | 4                | 2                           | 3                | IOE5     | I/O  | Default: VDCIN input.<br>Function 1: ADC_CH8 input<br>Function 2: IOE5<br>Function 3: SEG62   |
| 5          | 5     | 5                |                             |                  | IOE6     | I/O  | Default: IOE6<br>Function 1: ADC_CH9 input and tiny<br>ADC channel 0 input<br>Function 2: SEG61                                     |
| 6          | 6     | 6                |                             |                  | IOE7     | I/O  | Default: IOE7<br>Function 1: Comparator 1 output<br>Function 2: ADC_CH11 input and tiny<br>ADC channel 1 input<br>Function 3: SEG60 |
| 7          | 7     | 7                | 3                           | 4                | IOE8     | I/O  | Default: IOE8<br>Function 1: Comparator 1 P input<br>Function 2: SEG59  |
| 8          | 8     | 8                |                             | 5                | IOE9     | I/O  | Default: IOE9<br>Function 1: Comparator 1 N input<br>Function 2: SEG58  |
| 9          |       |                  |                             |                  | NC       |      | No connected.   |
| 10         | 9     | 9                | 4                           | 6                | X32KO    | O    | 32768hz crystal output pin. The internal<br>matching capacitance is 12pF.   |
| 11         | 10    | 10               | 5                           | 7                | X32KI    | I    | 32768hz crystal input pin   |
| 12         | 11    | 11               | 6                           |                  | BATRTC   | P    | RTC Battery input pin   |
| 13         | 12    | 12               | 7                           |                  | AVCC     | O/P  | AVCC output pin, user should connect a<br>0.1uF and 10uF de-couple capacitor at<br>this pin.  |
| 14         | 13    | 13               | 8                           | 8                | VDD      | P    | Main VDD power input. User should<br>connect a 0.1uF de-couple capacitor at<br>this pin.  |
| 15         | 14    |                  | 9                           |                  | VDD      | P    | Main VDD power input  |

|    |    |    |    |    |          |     |   |
|----|----|----|----|----|----------|-----|---|
| 16 | 15 | 14 | 10 | 9  | AVSS     | G   | Analog ground   |
| 17 | 16 |    | 11 |    | VDD      | P   | Main VDD power input  |
| 18 |    |    |    |    | AVCC_OUT | O   | AVCC voltage output pin. This pin has the same electrical level as AVCC, user can be used to drive small power modules.   |
| 19 | 17 | 15 | 12 | 10 | DVCC     | O/P | DVCC output pin, user should connect a 0.1uF and 10uF de-couple capacitor at this pin.  |
| 20 | 18 | 16 | 13 |    | IOE15    | I/O | Default: IOE15<br>Function 2: SEG57   |
| 21 | 19 | 17 | 14 |    | IOE14    | I/O | Default: IOE14<br>Function 2: SEG56   |
| 22 | 20 | 18 | 15 | 11 | IOE13    | I/O | Default: IOE13<br>Function 2: SEG55   |
| 23 | 21 | 19 | 16 | 12 | IOA0     | I/O | Default: IOA0 (MODE=1),<br>SWCLK(MODE=0)<br>Function 1: EINT0<br>Function 2: SEG54  |
| 24 | 22 | 20 | 17 | 13 | IOA1     | I/O | Default: IOA1 (MODE=1),<br>SWDIO(MODE=0)<br>Function 1: EINT1<br>Function 2: SEG53  |
| 25 | 23 | 21 | 18 | 14 | MODE     | I   | Debug mode or normal mode selection.<br>0: Debug mode<br>1: Normal mode<br><br>The signal level of this pin should be the same as VDD, and the state of this IO should not change during normal or debug operation. |
| 26 | 24 | 22 | 19 |    | IOA2     | I/O | Default: IOA2<br>Function 1: EINT2<br>Function 2: SEG52   |
| 27 | 25 | 23 | 20 | 15 | IOA3     | I/O | Default: IOA3<br>Function 1: Second pulse output (RTC_PLLDIV output)<br>Function 2: EINT3<br>Function 3: SEG51  |
| 28 | 26 | 24 | 21 |    | IOA8     | I/O | Default: IOA8<br>Function 1: EINT8<br>Function 2: ADC_CH3 input<br>Function 3: SEG50  |
| 29 | 27 | 25 | 22 | 16 | IOA9     | I/O | Default: IOA9<br>Function 1: EINT9<br>Function 2: ADC_CH4 input<br>Function 3: SEG49  |
| 30 |    | 26 | 23 |    | IOA10    | I/O | Default: IOA10<br>Function 1: EINT10  |

|    |    |    |    |    |       |     |   |
|----|----|----|----|----|-------|-----|---|
|    |    |    |    |    |       |     | Function 2: ADC_CH5 input<br>Function 3: SEG48  |
| 31 | 28 | 27 |    | 17 | IOA11 | I/O | Default: IOA11<br>Function 1: EINT11<br>Function 2: ADC_CH6 input<br>Function 3: SEG47                                    |
| 32 | 29 | 28 |    | 18 | IOB7  | I/O | Default: IOB7<br>Function 1: UART TXD 5<br>Function 2: SEG46  |
| 33 | 30 | 29 | 24 | 19 | IOB1  | I/O | Default: IOB1<br>Function 1: UART RXD 5<br>Function 3: PLLH divider output<br>Function 4: SEG45                           |
| 34 | 31 | 30 | 25 | 20 | IOB6  | I/O | Default: IOB6<br>Function 1: UART TXD 4<br>Function 2: PWM1 In/Out line<br>Function 3: RTCCLK output<br>Function 4: SEG44 |
| 35 | 32 | 31 | 26 | 21 | IOB0  | I/O | Default: IOB0<br>Function 1: UART RXD4<br>Function 2: PWM0 In/Out line<br>Function 3: SEG43                               |
| 36 | 33 | 32 | 27 |    | IOB15 | I/O | Default: IOB15<br>Function 1: Timer external clock input<br>Function 2: SEG42   |
| 37 | 34 | 33 | 28 |    | IOB14 | I/O | Default: IOB14<br>Function 1: I2C SDA<br>Function 2: PWM3 In/Out line<br>Function 3: SEG41                                |
| 38 | 35 | 34 | 29 |    | IOB13 | I/O | Default: IOB13<br>Function 1: I2C SCL<br>Function 2: PWM2 In/Out line<br>Function 3: SEG40                                |
| 39 | 36 | 35 | 30 | 22 | IOB12 | I/O | Default: IOB12<br>Function 1: SPI1 MOSI<br>Function 2: SEG39  |
| 40 | 37 | 36 | 31 | 23 | IOB11 | I/O | Default: IOB11<br>Function 1: SPI1 MISO<br>Function 2: SEG38  |
| 41 |    |    |    |    | AVSS  | G   | Analog ground   |
| 42 | 38 | 37 | 32 | 24 | IOB10 | I/O | Default: IOB10<br>Function 1: SPI1 CLK<br>Function 2: SEG37   |
| 43 | 39 | 38 | 33 |    | IOB9  | I/O | Default: IOB9<br>Function 1: SPI1 CSN<br>Function 2: SEG36  |
| 44 | 40 | 39 | 34 |    | IOB8  | I/O | Default: IOB8<br>Function 2: SEG35  |

|    |    |    |    |    |       |     |  |
|----|----|----|----|----|-------|-----|--|
| 45 | 41 | 40 |    |    | IOE12 | I/O | Default: IOE12<br>Function 1: SEG34                                  |
| 46 |    | 41 |    |    | IOE11 | I/O | Default: IOE11<br>Function 1: SEG33                                  |
| 47 |    |    |    |    | IOE10 | I/O | Default: IOE10<br>Function 1: SEG32                                  |
| 48 |    |    |    |    | IOC15 | I/O | Default: IOC15<br>Function 1: SEG31                                  |
| 49 |    |    |    |    | IOC14 | I/O | Default: IOC14<br>Function 1: SEG30                                  |
| 50 |    |    |    |    | IOC13 | I/O | Default: IOC13<br>Function 1: SEG29                                  |
| 51 |    |    |    |    | IOC12 | I/O | Default: IOC12<br>Function 1: SEG28                                  |
| 52 | 42 | 42 |    |    | IOC11 | I/O | Default: IOC11<br>Function 1: SEG27                                  |
| 53 | 43 | 43 |    |    | IOC10 | I/O | Default: IOC10<br>Function 1: SEG26                                  |
| 54 | 44 | 44 |    |    | IOC9  | I/O | Default: IOC9<br>Function 1: SEG25                                   |
| 55 | 45 | 45 |    |    | IOC8  | I/O | Default: IOC8<br>Function 1: SEG24                                   |
| 56 | 46 | 46 |    | 25 | IOC7  | I/O | Default: IOC7<br>Function 1: SEG23                                   |
| 57 | 47 | 47 |    | 26 | IOC6  | I/O | Default: IOC6<br>Function 1: SEG22                                   |
| 58 | 48 | 48 | 35 | 27 | IOC5  | I/O | Default: IOC5<br>Function 1: I2C SDA (2)<br>Function 2: SEG21        |
| 59 |    |    |    |    | NC    |     | No connected.  |
| 60 | 49 | 49 | 36 | 28 | IOC4  | I/O | Default: IOC4<br>Function 1: I2C SCL (2)<br>Function 2: SEG20        |
| 61 | 50 | 50 | 37 | 29 | IOC3  | I/O | Default: IOC3<br>Function 1: SPI2 MOSI<br>Function 2: SEG19          |
| 62 | 51 | 51 | 38 | 30 | IOC2  | I/O | Default: IOC2<br>Function 1: SPI2 MISO<br>Function 2: SEG18          |
| 63 | 52 | 52 | 39 | 31 | IOC1  | I/O | Default: IOC1<br>Function 1: SPI2 CLK<br>Function 2: SEG17           |
| 64 | 53 | 53 | 40 | 32 | IOC0  | I/O | Default: IOC0<br>Function 1: SPI2 CSN<br>Function 2: SEG16           |
| 65 | 54 | 54 | 41 | 33 | IOA15 | I/O | Default: IOA15<br>Function 1: UART RXD 3<br>Function 2: ISO7816 I/O1 |

|    |    |    |    |    |        |     |   |
|----|----|----|----|----|--------|-----|---|
|    |    |    |    |    |        |     | Function 3: EINT15<br>Function 4: SEG15   |
| 66 | 55 | 55 | 42 | 34 | IOB5   | I/O | Default: IOB5<br>Function 1: UART TXD 3<br>Function 2: ISO7816 CLK1<br>Function 3: SEG14    |
| 67 |    |    |    |    | AVSS   | G   | Analog ground.  |
| 68 | 56 | 56 | 43 | 35 | IOA14  | I/O | Default: IOA14<br>Function 1: UART RXD 2<br>Function 2: EINT14<br>Function 3: SEG13         |
| 69 | 57 | 57 | 44 | 36 | IOB4   | I/O | Default: IOB4<br>Function 1: UART TXD 2<br>Function 2: SEG12                                |
| 70 | 58 | 58 | 45 |    | IOD15  | I/O | Default: IOD15<br>Function 1: SEG11   |
| 71 | 59 | 59 | 46 |    | IOD14  | I/O | Default: IOD14<br>Function 1: SEG10   |
| 72 | 60 | 60 | 47 |    | IOD13  | I/O | Default: IOD13<br>Function 1: SEG9  |
| 73 | 61 | 61 | 48 | 37 | IOD12  | I/O | Default: IOD12<br>Function 1: SEG8  |
| 74 |    |    |    |    | IOD11  | I/O | Default: IOD11<br>Function 1: SEG7  |
| 75 |    |    |    |    | VDDCAP | P   | Main power supply decoupling pin. It is recommended to connect an external 0.1uF capacitor. |
| 76 |    |    |    |    | IOD10  | I/O | Default: IOD10<br>Function 1: SEG6  |
| 77 |    |    |    |    | IOD9   | I/O | Default: IOD9<br>Function 1: SEG5   |
| 78 |    |    |    |    | IOD8   | I/O | Default: IOD8<br>Function 1: SEG4   |
| 79 | 62 | 62 | 49 | 38 | IOD7   | I/O | Default: IOD7<br>Function 1: COM7/SEG3  |
| 80 | 63 | 63 | 50 | 39 | IOD6   | I/O | Default: IOD6<br>Function 1: COM6/SEG2  |
| 81 | 64 | 64 | 51 | 40 | IOD5   | I/O | Default: IOD5<br>Function 1: COM5/SEG1  |
| 82 | 65 | 65 | 52 | 41 | IOD4   | I/O | Default: IOD4<br>Function 1: COM4/SEG0  |
| 83 | 66 | 66 | 53 | 42 | IOD3   | I/O | Default: IOD3<br>Function 1: COM3   |
| 84 | 67 | 67 | 54 | 43 | IOD2   | I/O | Default: IOD2<br>Function 1: COM2   |
| 85 | 68 | 68 | 55 | 44 | IOD1   | I/O | Default: IOD1<br>Function 1: COM1   |

|     |    |    |    |    |         |     |   |
|-----|----|----|----|----|---------|-----|---|
| 86  | 69 | 69 | 56 | 45 | IODO    | I/O | Default: IODO<br>Function 1: COM0   |
| 87  |    |    |    |    | IOE3    | I/O | Default: IOE3<br>Function 1: SEG77  |
| 88  |    |    |    |    | NC      |     | No connected.   |
| 89  |    |    |    |    | IOE2    | I/O | Default: IOE2<br>Function 1: SEG76  |
| 90  | 70 | 70 |    |    | IOE1    | I/O | Default: IOE1<br>Function 1: SEG75  |
| 91  | 71 | 71 |    |    | IOE0    | I/O | Default: IOE0<br>Function 1: SEG74  |
| 92  | 72 | 72 | 57 | 46 | IOA13   | I/O | Default: IOA13<br>Function 1: UART RXD 1<br>Function 2: ISO7816 I/O 0<br>Function 3: EINT13<br>Function 4: SEG73  |
| 93  | 73 | 73 | 58 | 47 | IOB3    | I/O | Default: IOB3<br>Function 1: UART TXD 1<br>Function 2: ISO7816 CLK 0<br>Function 3: SEG72                         |
| 94  | 74 | 74 | 59 | 48 | IOA12   | I/O | Default: IOA12<br>Function 1: UART RXD 0<br>Function 2: EINT12<br>Function 3: SEG71                               |
| 95  | 75 | 75 | 60 |    | IOB2    | I/O | Default: IOB2<br>Function 1: UART TXD 0<br>Function 2: PLL divider output<br>Function 3: SEG70                    |
| 96  | 76 | 76 | 61 |    | IOA7    | I/O | Default: IOA7<br>Function 1: Second pulse output<br>(RTC_PLLDIV output)<br>Function 2: EINT7<br>Function 3: SEG69 |
| 97  | 77 | 77 | 62 |    | IOA6    | I/O | Default: IOA6<br>Function 1: Comparator 2 output<br>Function 2: EINT6<br>Function 3: SEG68                        |
| 98  | 78 | 78 | 63 |    | IOA5    | I/O | Default: IOA5<br>Function 1: Comparator 2 N input<br>Function 2: EINT5<br>Function 3: SEG67                       |
| 99  | 79 | 79 | 64 |    | IOA4    | I/O | Default: IOA4<br>Function 1: Comparator 2 P input<br>Function 2: EINT4<br>Function 3: SEG66                       |
| 100 | 80 | 80 | 1  | 1  | EXTRSTN | I   | External reset pin, low active. It is recommended to connect 510K ohm   |

|  |  |  |  |  |  |  |   |
|--|--|--|--|--|--|--|---|
|  |  |  |  |  |  |  | resistor and 0.1uF capacitor for RC filter circuit. |
|--|--|--|--|--|--|--|---|

# 3. Functional Block Diagram

## 3.1. Functional Block Diagram





Figure 3-1 V85XX Functional Block Diagram

## 3.2. Power System Block Diagram



**Figure 3-2 V8500/V8530/V8531/V8531A/V8510/V8510A/V8510T Power System Block Diagram**





Figure 3-3 V8520/V8520A Power System Block Diagram

### 3.3. Clock Block Diagram




→ Clock line.

→ Oscillator circuit detect signal line. 6M XTAL detector and 32K XTAL detector is sourced by 32K RC clock. When this oscillator circuit stops running, 6M RC clock will replace 6M XTAL clock, 32K RC clock will replace 32K XTAL clock, and the monitoring circuit will stimulate the crystal oscillator circuit until it runs again.

Figure 3-4 V85XX Clock Block Diagram

## 4. Memory Maps



**Figure 4-1 V85XX Memory Maps**

The bit-band region can only be accessed by Cortex-M0. The DMA controller can't access these regions. For all other regions, they can be accessed by both Cortex-M0 and DMA controller.

## 4.1. Register Location

### 4.1.1. PMU Register Location

**Table 4-1 Register Location of the PMU Controller (PMU Base: 0x40014000)**

| Name          | Type | Address | Description                          | Default    |
|---------------|------|---------|--------------------------------------|------------|
| PMU_DSLEEPEN  | R/W  | 0x0000  | PMU deep sleep enable register       | 0x00000000 |
| PMU_DSLEEPASS | R/W  | 0x0004  | PMU deep sleep password register     | 0x00000000 |
| PMU_CONTROL   | R/W  | 0x0008  | PMU control register                 | 0x0000     |
| PMU_STS       | R/C  | 0x000C  | PMU Status register                  | 0x0000074  |
| PMU_IOAOEN    | R/W  | 0x0010  | IOA output enable register           | 0xFFFF     |
| PMU_IOAIE     | R/W  | 0x0014  | IOA input enable register            | 0xFFFF     |
| PMU_IOADAT    | R/W  | 0x0018  | IOA data register                    | 0x0000     |
| PMU_IOAATT    | R/W  | 0x001C  | IOA attribute register               | 0x0000     |
| PMU_IOAWKUEN  | R/W  | 0x0020  | IOA wake-up enable register          | 0x00000000 |
| PMU_IOASTS    | R    | 0x0024  | IOA input status register            | --         |
| PMU_IOAINTSTS | R/C  | 0x0028  | IOA interrupt status register        | 0x0000     |
| PMU_IOASEL    | R/W  | 0x0038  | IOA special function select register | 0x0000     |
| VERSIONID     | R    | 0x003C  | Version ID of V85XX                  | --         |
| PMU_WDTPASS   | R/W  | 0x0040  | Watch dog timing unlock register     | 0x00000000 |
| PMU_WDTEN     | R/W  | 0x0044  | Watch dog timer enable register      | 0x1        |
| PMU_WDTCLR    | W    | 0x0048  | Watch dog timer clear register       | 0x0000     |
| PMU_IOANODEG  | R/W  | 0x0050  | IOA no-deglitch control register.    | 0x0000     |

**Table 4-2 Register Location of the PMU Controller (PMU Retention RAM Base: 0x40014400)**

| Name      | Type | Address | Description                  | Default |
|-----------|------|---------|------------------------------|---------|
| PMU_RAM0  | R/W  | 0x0000  | PMU 32 bits Retention RAM 0  | --      |
| PMU_RAM1  | R/W  | 0x0004  | PMU 32 bits Retention RAM 1  | --      |
| PMU_RAM2  | R/W  | 0x0008  | PMU 32 bits Retention RAM 2  | --      |
|           |      |         | .....                        |         |
| PMU_RAM63 | R/W  | 0x00FC  | PMU 32 bits Retention RAM 63 | --      |

## 4.1.2. ANA Register Location

**Table 4-3 Register Location of ANA Controller (ANA Base: 0x40014200)**

| Name         | Type | Address | Description                      | Default    |
|--------------|------|---------|----------------------------------|------------|
| ANA_REG0     | R/W  | 0x0000  | Analog register 0                | 0x00       |
| ANA_REG1     | R/W  | 0x0004  | Analog register 1                | 0x00       |
| ANA_REG2     | R/W  | 0x0008  | Analog register 2                | 0x00       |
| ANA_REG3     | R/W  | 0x000C  | Analog register 3                | 0x00       |
| ANA_REG4     | R/W  | 0x0010  | Analog register 4                | 0x00       |
| ANA_REG5     | R/W  | 0x0014  | Analog register 5                | 0x00       |
| ANA_REG6     | R/W  | 0x0018  | Analog register 6                | 0x00       |
| ANA_REG7     | R/W  | 0x001C  | Analog register 7                | 0x00       |
| ANA_REG8     | R/W  | 0x0020  | Analog register 8                | 0x00       |
| ANA_REG9     | R/W  | 0x0024  | Analog register 9                | 0x00       |
| ANA_REGA     | R/W  | 0x0028  | Analog register 10               | 0x00       |
| ANA_REGB     | R/W  | 0x002C  | Analog register 11               | From FLASH |
| ANA_REGC     | R/W  | 0x0030  | Analog register 12               | From FLASH |
| ANA_REGD     | R/W  | 0x0034  | Analog register 13               | From FLASH |
| ANA_REGE     | R/W  | 0x0038  | Analog register 14               | From FLASH |
| ANA_REGF     | R/W  | 0x003C  | Analog register 15               | 0x00       |
| ANA_CTRL     | R/W  | 0x0050  | Analog control register          | 0x00000000 |
| ANA_CMPOUT   | R    | 0x0054  | Comparator result register       | 0x0030     |
| ANA_INTSTS   | R/C  | 0x0060  | Analog interrupt status register | 0x0000     |
| ANA_INTEN    | R/W  | 0x0064  | Analog interrupt enable register | 0x0000     |
| ANA_ADCCTRL  | R/W  | 0x0068  | ADC control register             | 0x00000000 |
| ANA_ADCDATA0 | R    | 0x0070  | ADC channel 0 data register      | --         |
| ANA_ADCDATA1 | R    | 0x0074  | ADC channel 1 data register      | --         |
| ANA_ADCDATA2 | R    | 0x0078  | ADC channel 2 data register      | --         |
| ANA_ADCDATA3 | R    | 0x007C  | ADC channel 3 data register      | --         |
| ANA_ADCDATA4 | R    | 0x0080  | ADC channel 4 data register      | --         |
| ANA_ADCDATA5 | R    | 0x0084  | ADC channel 5 data register      | --         |
| ANA_ADCDATA6 | R    | 0x0088  | ADC channel 6 data register      | --         |

|              |     |        |                               |            |
|--------------|-----|--------|-------------------------------|------------|
| ANA_ADCDATA7 | R   | 0x008C | ADC channel 7 data register   | --         |
| ANA_ADCDATA8 | R   | 0x0090 | ADC channel 8 data register   | --         |
| ANA_ADCDATA9 | R   | 0x0094 | ADC channel 9 data register   | --         |
| ANA_ADCDATAA | R   | 0x0098 | ADC channel 10 data register  | --         |
| ANA_ADCDATAB | R   | 0x009C | ADC channel 11 data register  | --         |
| ANA_CMPCNT1  | R/C | 0x00B0 | Comparator 1 counter          | 0x00000000 |
| ANA_CMPCNT2  | R/C | 0x00B4 | Comparator 2 counter          | 0x00000000 |
| ANA_MISC     | R/W | 0x00B8 | Analog misc. control register | 0x00       |

### 4.1.3. RTC Register Location

**Table 4-4 Register Location of RTC Controller (RTC Base: 0x40014800)**

| Name        | Type | Address | Description                       | Default    | Write Protect | Read Protect |
|-------------|------|---------|-----------------------------------|------------|---------------|--------------|
| RTC_SEC     | R/W  | 0x0000  | RTC second register               | --         | V             | V            |
| RTC_MIN     | R/W  | 0x0004  | RTC minute register               | --         | V             | V            |
| RTC_HOUR    | R/W  | 0x0008  | RTC hour register                 | --         | V             | V            |
| RTC_DAY     | R/W  | 0x000C  | RTC day register                  | --         | V             | V            |
| RTC_WEEK    | R/W  | 0x0010  | RTC week-day register             | --         | V             | V            |
| RTC_MON     | R/W  | 0x0014  | RTC month register                | --         | V             | V            |
| RTC_YEAR    | R/W  | 0x0018  | RTC year register                 | --         | V             | V            |
| RTC_WKUSEC  | R/W  | 0x0020  | RTC wake-up second register       | 0x00       | V             |              |
| RTC_WKUMIN  | R/W  | 0x0024  | RTC wake-up minute register       | 0x00       | V             |              |
| RTC_WKUHOUR | R/W  | 0x0028  | RTC wake-up hour register         | 0x00       | V             |              |
| RTC_WKUCNT  | R/W  | 0x002C  | RTC wake-up counter register      | 0x00000000 | V             |              |
| RTC_CAL     | R/W  | 0x0030  | RTC calibration register          | --         | V             |              |
| RTC_DIV     | R/W  | 0x0034  | RTC PLL divider register          | 0x00000000 |               |              |
| RTC_CTL     | R/W  | 0x0038  | RTC PLL divider control register  | 0x0        |               |              |
| RTC_PWD     | R/W  | 0x0044  | RTC password control register     | 0x00000000 |               |              |
| RTC_CE      | R/W  | 0x0048  | RTC write enable control register | 0x0        |               |              |

|            |     |        |  |          |   |  |
|------------|-----|--------|--|----------|---|--|
| RTC_LOAD   | R/W | 0x004C | RTC read enable control register                         | --       |   |  |
| RTC_INTSTS | R/W | 0x0050 | RTC interrupt status control register                    | 0x000    |   |  |
| RTC_INTEN  | R/W | 0x0054 | RTC interrupt enable control register                    | 0x000    |   |  |
| RTC_PSCA   | R/W | 0x0058 | RTC clock pre-scaler control register                    | 0x0      | V |  |
| RTC_ACCTRL | R/W | 0x0080 | RTC auto-calibration control register                    | 0x0000   | V |  |
| RTC_ACTI   | R/W | 0x0084 | RTC auto-calibration center temperature control register | 0x1800   | V |  |
| RTC_ACF200 | R/W | 0x0088 | RTC auto-calibration 200*frequency control register      | 0x640000 | V |  |
| RTC_ACADCW | R/W | 0x008C | RTC auto-calibration manual ADC value control register   | 0x0000   | V |  |
| RTC_ACP0   | R/W | 0x0090 | RTC auto-calibration parameter 0 control register        | 0x0000   | V |  |
| RTC_ACP1   | R/W | 0x0094 | RTC auto-calibration parameter 1 control register        | 0x0000   | V |  |
| RTC_ACP2   | R/W | 0x0098 | RTC auto-calibration parameter 2 control register        | 0x0000   | V |  |
| RTC_ACP3   | R   | 0x009C | RTC auto-calibration parameter 3 control register        | 0x0000   |   |  |
| RTC_ACP4   | R/W | 0x00A0 | RTC auto-calibration parameter 4 control register        | 0x0000   | V |  |
| RTC_ACP5   | R/W | 0x00A4 | RTC auto-calibration parameter 5 control register        | 0x0000   | V |  |
| RTC_ACP6   | R/W | 0x00A8 | RTC auto-calibration parameter 6 control register        | 0x0000   | V |  |
| RTC_ACP7   | R/W | 0x00AC | RTC auto-calibration parameter 7 control register        | 0x0000   | V |  |
| RTC_ACK1   | R/W | 0x00B0 | RTC auto-calibration parameter k1 control register       | 0x0000   | V |  |
| RTC_ACK2   | R/W | 0x00B4 | RTC auto-calibration parameter k2 control register       | 0x0000   | V |  |
| RTC_ACK3   | R/W | 0x00B8 | RTC auto-calibration                                     | 0x0000   | V |  |

|             |     |        |   |            |   |  |
|-------------|-----|--------|---|------------|---|--|
|             |     |        | parameter k3 control register                               |            |   |  |
| RTC_ACK4    | R/W | 0x00BC | RTC auto-calibration parameter k4 control register          | 0x0000     | V |  |
| RTC_ACK5    | R/W | 0x00C0 | RTC auto-calibration parameter k5 control register          | 0x0000     | V |  |
| RTC_ACTEMP  | R   | 0x00C4 | RTC auto-calibration calculated temperature register        | 0x0000     | V |  |
| RTC_ACPPM   | R   | 0x00C8 | RTC auto-calibration calculated PPM register                | 0x0000     | V |  |
| RTC_WKUCNTR | R   | 0x00CC | This register is used to represent the current WKUCNT value | 0x000000   | V |  |
| RTC_ACKTEMP | R/W | 0x00D0 | RTC auto-calibration temperature section control register   | 0x3C2800EC | V |  |

#### 4.1.4. FLASH Register Location

Table 4-5 Register Location of FLASH Controller (FLASH Controller Base: 0x00000000)

| Name           | Type | Address  | Description                           | Default    |
|----------------|------|----------|---------------------------------------|------------|
| FLASH_STS      | R    | 0xFFFFBC | FLASH programming status register     | 0x00       |
| FLASH_INT      | R/C  | 0xFFFFCC | FLASH Checksum interrupt status       | 0x0        |
| FLASH_CSSADDR  | R/W  | 0xFFFFD0 | FLASH Checksum start address          | 0x00000    |
| FLASH_CSEADDR  | R/W  | 0xFFFFD4 | FLASH Checksum end address            | 0xFFFFF    |
| FLASH_CSVALUE  | R    | 0xFFFFD8 | FLASH Checksum value register         | --         |
| FLASH_CSCVALUE | R/W  | 0xFFFFDC | FLASH Checksum compare value register | 0x00000000 |
| FLASH_PASS     | R/W  | 0xFFFFE0 | FLASH password register               | 0x00000000 |
| FLASH_CTRL     | R/W  | 0xFFFFE4 | FLASH control register                | 0x0        |
| FLASH_PGADDR   | R/W  | 0xFFFFE8 | FLASH program address register        | 0x00000    |
| FLASH_PGDATA   | R/W  | 0xFFFFEC | FLASH program word data register      | --         |
| FLASH_PGB0     | R/W  | 0xFFFFEC | FLASH program byte data register 0    | --         |
| FLASH_PGB1     | R/W  | 0xFFFFED | FLASH program byte data register 1    | --         |

|              |     |          |   |            |
|--------------|-----|----------|---|------------|
| FLASH_PGB2   | R/W | 0xFFFFEE | FLASH program byte data register 2      | --         |
| FLASH_PGB3   | R/W | 0xFFFFEF | FLASH program byte data register 3      | --         |
| FLASH_PGHW0  | R/W | 0xFFFFEC | FLASH program half-word data register 0 | --         |
| FLASH_PGHW1  | R/W | 0xFFFFEE | FLASH program half-word data register 1 | --         |
| FLASH_SERASE | R/W | 0xFFFFF4 | FLASH sector erase control register     | 0x00000000 |
| FLASH_CERASE | R/W | 0xFFFFF8 | FLASH chip erase control register       | 0x00000000 |
| FLASH_DSTB   | R/W | 0xFFFFFC | FLASH deep standby control register     | 0x00000000 |

#### 4.1.5. GPIO Register Location

Table 4-6 Register Location of GPIO Controller (GPIO Base: 0x40000000)

| Name    | Type | Address | Description                | Default |
|---------|------|---------|----------------------------|---------|
| IOB_OEN | R/W  | 0x0020  | IOB output enable register | 0xFFFF  |
| IOB_IE  | R/W  | 0x0024  | IOB input enable register  | 0xFFFF  |
| IOB_DAT | R/W  | 0x0028  | IOB data register          | 0x0000  |
| IOB_ATT | R/W  | 0x002C  | IOB attribute register     | 0x0000  |
| IOB_STS | R    | 0x0030  | IOB input status register  | --      |
| IOC_OEN | R/W  | 0x0040  | IOC output enable register | 0xFFFF  |
| IOC_IE  | R/W  | 0x0044  | IOC input enable register  | 0xFFFF  |
| IOC_DAT | R/W  | 0x0048  | IOC data register          | 0x0000  |
| IOC_ATT | R/W  | 0x004C  | IOC attribute register     | 0x0000  |
| IOC_STS | R    | 0x0050  | IOC input status register  | --      |
| IOD_OEN | R/W  | 0x0060  | IOD output enable register | 0xFFFF  |
| IOD_IE  | R/W  | 0x0064  | IOD input enable register  | 0xFFFF  |
| IOD_DAT | R/W  | 0x0068  | IOD data register          | 0x0000  |
| IOD_ATT | R/W  | 0x006C  | IOD attribute register     | 0x0000  |
| IOD_STS | R    | 0x0070  | IOD input status register  | --      |
| IOE_OEN | R/W  | 0x0080  | IOE output enable register | 0xFFFF  |

|         |     |        |                                      |        |
|---------|-----|--------|--------------------------------------|--------|
| IOE_IE  | R/W | 0x0084 | IOE input enable register            | 0xFFFF |
| IOE_DAT | R/W | 0x0088 | IOE data register                    | 0x0000 |
| IOE_ATT | R/W | 0x008C | IOE attribute register               | 0x0000 |
| IOE_STS | R   | 0x0090 | IOE input status register            | --     |
| IOF_OEN | R/W | 0x00A0 | IOF output enable register           | 0x7    |
| IOF_IE  | R/W | 0x00A4 | IOF input enable register            | 0x7    |
| IOF_DAT | R/W | 0x00A8 | IOF data register                    | 0x0    |
| IOF_ATT | R/W | 0x00AC | IOF attribute register               | 0x0    |
| IOF_STS | R   | 0x00B0 | IOF input status register            | --     |
| IOB_SEL | R/W | 0x00C0 | IOB special function select register | 0x00   |
| IOE_SEL | R/W | 0x00CC | IOE special function select register | 0x00   |
| IO_MISC | R/W | 0x00E0 | IO misc. control register            | 0x00   |

#### 4.1.6. DMA Register Location

Table 4-7 Register Location of DMA Controller (DMA Base: 0x40010000)

| Name      | Type | Address | Description                            | Default    |
|-----------|------|---------|--|------------|
| DMA_IE    | R/W  | 0x0000  | DMA interrupt enable register          | 0x000      |
| DMA_STS   | R/W  | 0x0004  | DMA status register                    | 0x0000     |
| DMA_C0CTL | R/W  | 0x0010  | DMA channel 0 control register         | 0x00000000 |
| DMA_C0SRC | R/W  | 0x0014  | DMA channel 0 source register          | 0x00000000 |
| DMA_C0DST | R/W  | 0x0018  | DMA channel 0 destination register     | 0x00000000 |
| DMA_C0LEN | R    | 0x001C  | DMA channel 0 transfer length register | 0x0000     |
| DMA_C1CTL | R/W  | 0x0020  | DMA channel 1 control register         | 0x00000000 |
| DMA_C1SRC | R/W  | 0x0024  | DMA channel 1 source register          | 0x00000000 |
| DMA_C1DST | R/W  | 0x0028  | DMA channel 1 destination register     | 0x00000000 |
| DMA_C1LEN | R    | 0x002C  | DMA channel 1 transfer length register | 0x0000     |
| DMA_C2CTL | R/W  | 0x0030  | DMA channel 2 control register         | 0x00000000 |
| DMA_C2SRC | R/W  | 0x0034  | DMA channel 2 source register          | 0x00000000 |
| DMA_C2DST | R/W  | 0x0038  | DMA channel 2 destination register     | 0x00000000 |

|             |     |        |  |            |
|-------------|-----|--------|--|------------|
| DMA_C2LEN   | R   | 0x003C | DMA channel 2 transfer length register | 0x0000     |
| DMA_C3CTL   | R/W | 0x0040 | DMA channel 3 control register         | 0x00000000 |
| DMA_C3SRC   | R/W | 0x0044 | DMA channel 3 source register          | 0x00000000 |
| DMA_C3DST   | R/W | 0x0048 | DMA channel 3 destination register     | 0x00000000 |
| DMA_C3LEN   | R   | 0x004C | DMA channel 3 transfer length register | 0x0000     |
| DMA_AESCTL  | R/W | 0x0050 | DMA AES control register               | 0x00000000 |
| DMA_AESKEY0 | R/W | 0x0060 | DMA AES key 0 register                 | 0x00000000 |
| DMA_AESKEY1 | R/W | 0x0064 | DMA AES key 1 register                 | 0x00000000 |
| DMA_AESKEY2 | R/W | 0x0068 | DMA AES key 2 register                 | 0x00000000 |
| DMA_AESKEY3 | R/W | 0x006C | DMA AES key 3 register                 | 0x00000000 |
| DMA_AESKEY4 | R/W | 0x0070 | DMA AES key 4 register                 | 0x00000000 |
| DMA_AESKEY5 | R/W | 0x0074 | DMA AES key 5 register                 | 0x00000000 |
| DMA_AESKEY6 | R/W | 0x0078 | DMA AES key 6 register                 | 0x00000000 |
| DMA_AESKEY7 | R/W | 0x007C | DMA AES key 7 register                 | 0x00000000 |

#### 4.1.7. UART Register Location

Table 4-8 Register Location of UART Controller (UART Base: 0x40011800)

| Name          | Type | Address | Description                     | Default |
|---------------|------|---------|---------------------------------|---------|
| UART0_DATA    | R/W  | 0x0000  | UART0 data register             | 0x00    |
| UART0_STATE   | R/C  | 0x0004  | UART0 status register           | 0x00    |
| UART0_CTRL    | R/W  | 0x0008  | UART0 control register          | 0x000   |
| UART0_INTSTS  | R/C  | 0x000C  | UART0 interrupt status register | 0x00    |
| UART0_BAUDDIV | R/W  | 0x0010  | UART0 baud rate divide register | 0x00000 |
| UART0_CTRL2   | R/W  | 0x0014  | UART0 control register 2        | 0x0     |
| UART1_DATA    | R/W  | 0x0020  | UART1 data register             | 0x00    |
| UART1_STATE   | R/C  | 0x0024  | UART1 status register           | 0x00    |
| UART1_CTRL    | R/W  | 0x0028  | UART1 control register          | 0x000   |
| UART1_INTSTS  | R/C  | 0x002C  | UART1 interrupt status register | 0x00    |
| UART1_BAUDDIV | R/W  | 0x0030  | UART1 baud rate divide register | 0x00000 |

|               |     |        |                                 |         |
|---------------|-----|--------|---------------------------------|---------|
| UART1_CTRL2   | R/W | 0x0034 | UART1 control register 2        | 0x0     |
| UART2_DATA    | R/W | 0x0040 | UART2 data register             | 0x00    |
| UART2_STATE   | R/C | 0x0044 | UART2 status register           | 0x00    |
| UART2_CTRL    | R/W | 0x0048 | UART2 control register          | 0x000   |
| UART2_INTSTS  | R/C | 0x004C | UART2 interrupt status register | 0x00    |
| UART2_BAUDDIV | R/W | 0x0050 | UART2 baud rate divide register | 0x00000 |
| UART2_CTRL2   | R/W | 0x0054 | UART2 control register 2        | 0x0     |
| UART3_DATA    | R/W | 0x0060 | UART3 data register             | 0x00    |
| UART3_STATE   | R/C | 0x0064 | UART3 status register           | 0x00    |
| UART3_CTRL    | R/W | 0x0068 | UART3 control register          | 0x000   |
| UART3_INTSTS  | R/C | 0x006C | UART3 interrupt status register | 0x00    |
| UART3_BAUDDIV | R/W | 0x0070 | UART3 baud rate divide register | 0x00000 |
| UART3_CTRL2   | R/W | 0x0074 | UART3 control register 2        | 0x0     |
| UART4_DATA    | R/W | 0x0080 | UART4 data register             | 0x00    |
| UART4_STATE   | R/C | 0x0084 | UART4 status register           | 0x00    |
| UART4_CTRL    | R/W | 0x0088 | UART4 control register          | 0x000   |
| UART4_INTSTS  | R/C | 0x008C | UART4 interrupt status register | 0x00    |
| UART4_BAUDDIV | R/W | 0x0090 | UART4 baud rate divide register | 0x00000 |
| UART4_CTRL2   | R/W | 0x0094 | UART4 control register 2        | 0x0     |
| UART5_DATA    | R/W | 0x00A0 | UART5 data register             | 0x00    |
| UART5_STATE   | R/C | 0x00A4 | UART5 status register           | 0x00    |
| UART5_CTRL    | R/W | 0x00A8 | UART5 control register          | 0x000   |
| UART5_INTSTS  | R/C | 0x00AC | UART5 interrupt status register | 0x00    |
| UART5_BAUDDIV | R/W | 0x00B0 | UART5 baud rate divide register | 0x00000 |
| UART5_CTRL2   | R/W | 0x00B4 | UART5 control register 2        | 0x0     |

#### 4.1.8. UART 32K Register Location

Table 4-9 Register Location of UART 32K Controller (UART 32K 0 Base: 0x40014100)

| Name        | Type | Address | Description                   | Default |
|-------------|------|---------|-------------------------------|---------|
| U32K0_CTRL0 | R/W  | 0x0000  | UART 32K 0 control register 0 | 0x00    |
| U32K0_CTRL1 | R/W  | 0x0004  | UART 32K 0 control register 1 | 0x00    |

|             |     |        |                                       |        |
|-------------|-----|--------|---------------------------------------|--------|
| U32K0_PHASE | R/W | 0x0008 | UART 32K 0 baud rate control register | 0x4B00 |
| U32K0_DATA  | R   | 0x000C | UART 32K 0 receive data buffer        | --     |
| U32K0_STS   | R/C | 0x0010 | UART 32K 0 interrupt status register  | 0x00   |
| U32K1_CTRL0 | R/W | 0x0080 | UART 32K 1 control register 0         | 0x00   |
| U32K1_CTRL1 | R/W | 0x0084 | UART 32K 1 control register 1         | 0x00   |
| U32K1_PHASE | R/W | 0x0088 | UART 32K 1 baud rate control register | 0x4B00 |
| U32K1_DATA  | R   | 0x008C | UART 32K 1 receive data buffer        | --     |
| U32K1_STS   | R/C | 0x0090 | UART 32K 1 interrupt status register  | 0x00   |

#### 4.1.9. ISO7816 Register Location

Table 4-10 Register Location of ISO7816 Controller (ISO7816 Base: 0x40012000)

| Name              | Type | Address | Description                             | Default |
|-------------------|------|---------|---|---------|
| ISO78160_BAUDDIVL | R/W  | 0x0004  | ISO78160 baud-rate low byte register    | 0x00    |
| ISO78160_BAUDDIVH | R/W  | 0x0008  | ISO78160 baud-rate high byte register   | 0x00    |
| ISO78160_DATA     | R/W  | 0x000C  | ISO78160 data register                  | 0x00    |
| ISO78160_INFO     | R/C  | 0x0010  | ISO78160 information register           | 0x00    |
| ISO78160_CFG      | R/W  | 0x0014  | ISO78160 control register               | 0x00    |
| ISO78160_CLK      | R/W  | 0x0018  | ISO78160 clock divider control register | 0x00    |
| ISO78161_BAUDDIVL | R/W  | 0x0044  | ISO78161 baud-rate low byte register    | 0x00    |
| ISO78161_BAUDDIVH | R/W  | 0x0048  | ISO78161 baud-rate high byte register   | 0x00    |
| ISO78161_DATA     | R/W  | 0x004C  | ISO78161 data register                  | 0x00    |
| ISO78161_INFO     | R/C  | 0x0050  | ISO78161 information register           | 0x00    |
| ISO78161_CFG      | R/W  | 0x0054  | ISO78161 control register               | 0x00    |
| ISO78161_CLK      | R/W  | 0x0058  | ISO78161 clock divider control register | 0x00    |

## 4.1.10. TIMER/PWM Register Location

**Table 4-11 Register Location of 32b TIMER Controller (32b TIMER Base: 0x40012800)**

| Name        | Type | Address | Description                         | Default    |
|-------------|------|---------|-------------------------------------|------------|
| TMR0_CTRL   | R/W  | 0x0000  | Timer 0's control register          | 0x0        |
| TMR0_VALUE  | R/W  | 0x0004  | Timer 0's current count register    | 0x00000000 |
| TMR0_RELOAD | R/W  | 0x0008  | Timer 0's reload register           | 0x00000000 |
| TMR0_INT    | R/C  | 0x000C  | Timer 0's interrupt status register | 0x0        |
| TMR1_CTRL   | R/W  | 0x0020  | Timer 1's control register          | 0x0        |
| TMR1_VALUE  | R/W  | 0x0024  | Timer 1's current count register    | 0x00000000 |
| TMR1_RELOAD | R/W  | 0x0028  | Timer 1's reload register           | 0x00000000 |
| TMR1_INT    | R/C  | 0x002C  | Timer 1's interrupt status register | 0x0        |
| TMR2_CTRL   | R/W  | 0x0040  | Timer 2's control register          | 0x0        |
| TMR2_VALUE  | R/W  | 0x0044  | Timer 2's current count register    | 0x00000000 |
| TMR2_RELOAD | R/W  | 0x0048  | Timer 2's reload register           | 0x00000000 |
| TMR2_INT    | R/C  | 0x004C  | Timer 2's interrupt status register | 0x0        |
| TMR3_CTRL   | R/W  | 0x0060  | Timer 3's control register          | 0x0        |
| TMR3_VALUE  | R/W  | 0x0064  | Timer 3's current count register    | 0x00000000 |
| TMR3_RELOAD | R/W  | 0x0068  | Timer 3's reload register           | 0x00000000 |
| TMR3_INT    | R/C  | 0x006C  | Timer 3's interrupt status register | 0x0        |

**Table 4-12 Register Location of 16b PWM TIMER Controller (16-bit PWM TIMER Base: 0x40012900)**

| Name       | Type | Address | Description                              | Default |
|------------|------|---------|--|---------|
| PWM0_CTL   | R/W  | 0x0000  | PWM Timer 0's control register           | 0x00    |
| PWM0_TAR   | R    | 0x0004  | PWM Timer 0's current count register     | 0x0000  |
| PWM0_CCTL0 | R/W  | 0x0008  | PWM Timer 0's compare control register 0 | 0x000   |
| PWM0_CCTL1 | R/W  | 0x000C  | PWM Timer 0's compare control register 1 | 0x000   |
| PWM0_CCTL2 | R/W  | 0x0010  | PWM Timer 0's compare control register 2 | 0x000   |
| PWM0_CCR0  | R/W  | 0x0014  | PWM Timer 0's compare data               | 0x0000  |

|            |     |        |   |        |
|------------|-----|--------|---|--------|
|            |     |        | register 0                                |        |
| PWM0_CCR1  | R/W | 0x0018 | PWM Timer 0's compare data register 1     | 0x0000 |
| PWM0_CCR2  | R/W | 0x001C | PWM Timer 0's compare data register 2     | 0x0000 |
| PWM1_CTL   | R/W | 0x0020 | PWM Timer 1's control register            | 0x00   |
| PWM1_TAR   | R   | 0x0024 | PWM Timer 1's current count register      | 0x0000 |
| PWM1_CCTL0 | R/W | 0x0028 | PWM Timer 1's compare control register 0. | 0x000  |
| PWM1_CCTL1 | R/W | 0x002C | PWM Timer 1's compare control register 1  | 0x000  |
| PWM1_CCTL2 | R/W | 0x0030 | PWM Timer 1's compare control register 2  | 0x000  |
| PWM1_CCR0  | R/W | 0x0034 | PWM Timer 1's compare data register 0     | 0x0000 |
| PWM1_CCR1  | R/W | 0x0038 | PWM Timer 1's compare data register 1     | 0x0000 |
| PWM1_CCR2  | R/W | 0x003C | PWM Timer 1's compare data register 2     | 0x0000 |
| PWM2_CTL   | R/W | 0x0040 | PWM Timer 2's control register            | 0x00   |
| PWM2_TAR   | R   | 0x0044 | PWM Timer 2's current count register      | 0x0000 |
| PWM2_CCTL0 | R/W | 0x0048 | PWM Timer 2's compare control register 0  | 0x000  |
| PWM2_CCTL1 | R/W | 0x004C | PWM Timer 2's compare control register 1  | 0x000  |
| PWM2_CCTL2 | R/W | 0x0050 | PWM Timer 2's compare control register 2  | 0x000  |
| PWM2_CCR0  | R/W | 0x0054 | PWM Timer 2's compare data register 0     | 0x0000 |
| PWM2_CCR1  | R/W | 0x0058 | PWM Timer 2's compare data register 1     | 0x0000 |
| PWM2_CCR2  | R/W | 0x005C | PWM Timer 2's compare data register 2     | 0x0000 |
| PWM3_CTL   | R/W | 0x0060 | PWM Timer 3's control register            | 0x00   |
| PWM3_TAR   | R   | 0x0064 | PWM Timer 3's current count register      | 0x0000 |

|            |     |        |  |        |
|------------|-----|--------|--|--------|
| PWM3_CCTL0 | R/W | 0x0068 | PWM Timer 3's compare control register 0 | 0x000  |
| PWM3_CCTL1 | R/W | 0x006C | PWM Timer 3's compare control register 1 | 0x000  |
| PWM3_CCTL2 | R/W | 0x0070 | PWM Timer 3's compare control register 2 | 0x000  |
| PWM3_CCR0  | R/W | 0x0074 | PWM Timer 3's compare data register 0    | 0x0000 |
| PWM3_CCR1  | R/W | 0x0078 | PWM Timer 3's compare data register 1    | 0x0000 |
| PWM3_CCR2  | R/W | 0x007C | PWM Timer 3's compare data register 2    | 0x0000 |
| PWM_O_SEL  | R/W | 0x00F0 | PWM output selection register            | 0xDB51 |

#### 4.1.11. LCD Register Location

Table 4-13 Register Location of LCD Controller (LCD Base: 0x40002000)

| Name     | Type | Address | Description                  | Default |
|----------|------|---------|------------------------------|---------|
| LCD_FB00 | R/W  | 0x0000  | LCD Frame buffer 0 register  | --      |
| LCD_FB01 | R/W  | 0x0004  | LCD Frame buffer 1 register  | --      |
| LCD_FB02 | R/W  | 0x0008  | LCD Frame buffer 2 register  | --      |
| LCD_FB03 | R/W  | 0x000C  | LCD Frame buffer 3 register  | --      |
| LCD_FB04 | R/W  | 0x0010  | LCD Frame buffer 4 register  | --      |
| LCD_FB05 | R/W  | 0x0014  | LCD Frame buffer 5 register  | --      |
| LCD_FB06 | R/W  | 0x0018  | LCD Frame buffer 6 register  | --      |
| LCD_FB07 | R/W  | 0x001C  | LCD Frame buffer 7 register  | --      |
| LCD_FB08 | R/W  | 0x0020  | LCD Frame buffer 8 register  | --      |
| LCD_FB09 | R/W  | 0x0024  | LCD Frame buffer 9 register  | --      |
| LCD_FB0A | R/W  | 0x0028  | LCD Frame buffer 10 register | --      |
| LCD_FB0B | R/W  | 0x002C  | LCD Frame buffer 11 register | --      |
| LCD_FB0C | R/W  | 0x0030  | LCD Frame buffer 12 register | --      |
| LCD_FB0D | R/W  | 0x0034  | LCD Frame buffer 13 register | --      |
| LCD_FB0E | R/W  | 0x0038  | LCD Frame buffer 14 register | --      |
| LCD_FB0F | R/W  | 0x003C  | LCD Frame buffer 15 register | --      |

|              |     |        |                                       |            |
|--------------|-----|--------|---------------------------------------|------------|
| LCD_FB10     | R/W | 0x0040 | LCD Frame buffer 16 register          | --         |
| LCD_FB11     | R/W | 0x0044 | LCD Frame buffer 17 register          | --         |
| LCD_FB12     | R/W | 0x0048 | LCD Frame buffer 18 register          | --         |
| LCD_FB13     | R/W | 0x004C | LCD Frame buffer 19 register          | --         |
| LCD_FB14     | R/W | 0x0050 | LCD Frame buffer 20 register          | --         |
| LCD_FB15     | R/W | 0x0054 | LCD Frame buffer 21 register          | --         |
| LCD_FB16     | R/W | 0x0058 | LCD Frame buffer 22 register          | --         |
| LCD_FB17     | R/W | 0x005C | LCD Frame buffer 23 register          | --         |
| LCD_FB18     | R/W | 0x0060 | LCD Frame buffer 24 register          | --         |
| LCD_FB19     | R/W | 0x0064 | LCD Frame buffer 25 register          | --         |
| LCD_FB1A     | R/W | 0x0068 | LCD Frame buffer 26 register          | --         |
| LCD_FB1B     | R/W | 0x006C | LCD Frame buffer 27 register          | --         |
| LCD_FB1C     | R/W | 0x0070 | LCD Frame buffer 28 register          | --         |
| LCD_FB1D     | R/W | 0x0074 | LCD Frame buffer 29 register          | --         |
| LCD_FB1E     | R/W | 0x0078 | LCD Frame buffer 30 register          | --         |
| LCD_FB1F     | R/W | 0x007C | LCD Frame buffer 31 register          | --         |
| LCD_FB20     | R/W | 0x0080 | LCD Frame buffer 32 register          | --         |
| LCD_FB21     | R/W | 0x0084 | LCD Frame buffer 33 register          | --         |
| LCD_FB22     | R/W | 0x0088 | LCD Frame buffer 34 register          | --         |
| LCD_FB23     | R/W | 0x008C | LCD Frame buffer 35 register          | --         |
| LCD_FB24     | R/W | 0x0090 | LCD Frame buffer 36 register          | --         |
| LCD_FB25     | R/W | 0x0094 | LCD Frame buffer 37 register          | --         |
| LCD_FB26     | R/W | 0x0098 | LCD Frame buffer 38 register          | --         |
| LCD_FB27     | R/W | 0x009C | LCD Frame buffer 39 register          | --         |
| LCD_CTRL     | R/W | 0x0100 | LCD control register                  | 0x00       |
| LCD_CTRL2    | R/W | 0x0104 | LCD control register 2                | 0x0000     |
| LCD_SEGCTRL0 | R/W | 0x0108 | LCD segment enable control register 0 | 0x00000000 |
| LCD_SEGCTRL1 | R/W | 0x010C | LCD segment enable control register 1 | 0x00000000 |
| LCD_SEGCTRL2 | R/W | 0x0110 | LCD segment enable control register 2 | 0x00000000 |

## 4.1.12. SPI Register Location

**Table 4-14 Register Location of SPI1 Controller (SPI1 Base: 0x40011000)**

| Name       | Type | Address | Description                   | Default |
|------------|------|---------|-------------------------------|---------|
| SPI1_CTRL  | R/W  | 0x0000  | SPI1 Control Register         | 0x0000  |
| SPI1_TXSTS | R/W  | 0x0004  | SPI1 Transmit Status Register | 0x8200  |
| SPI1_RXDAT | R/W  | 0x0008  | SPI1 Transmit FIFO register   | --      |
| SPI1_RXSTS | R/W  | 0x000C  | SPI1 Receive Status Register  | 0x0000  |
| SPI1_RXDAT | R    | 0x0010  | SPI1 Receive FIFO Register    | --      |
| SPI1_MISC  | R/W  | 0x0014  | SPI1 Misc. Control Register   | 0x0003  |

**Table 4-15 Register Location of SPI2 Controller (SPI2 Base: 0x40015800)**

| Name       | Type | Address | Description                   | Default |
|------------|------|---------|-------------------------------|---------|
| SPI2_CTRL  | R/W  | 0x0000  | SPI2 Control Register         | 0x0000  |
| SPI2_TXSTS | R/W  | 0x0004  | SPI2 Transmit Status Register | 0x8200  |
| SPI2_RXDAT | R/W  | 0x0008  | SPI2 Transmit FIFO register   | --      |
| SPI2_RXSTS | R/W  | 0x000C  | SPI2 Receive Status Register  | 0x0000  |
| SPI2_RXDAT | R    | 0x0010  | SPI2 Receive FIFO Register    | --      |
| SPI2_MISC  | R/W  | 0x0014  | SPI2 Misc. Control Register   | 0x0003  |

## 4.1.13. I2C Register Location

**Table 4-16 Register Location of I2C Controller (I2C Base: 0x40010800)**

| Name      | Type | Address | Description                   | Default |
|-----------|------|---------|-------------------------------|---------|
| I2C_DATA  | R/W  | 0x0000  | I2C data register             | 0x00    |
| I2C_ADDR  | R/W  | 0x0004  | I2C address register          | 0x00    |
| I2C_CTRL  | R/W  | 0x0008  | I2C control/status register   | 0x00    |
| I2C_STS   | R/W  | 0x000c  | I2C status register           | 0xF8    |
| I2C_CTRL2 | R/W  | 0x0018  | I2C interrupt enable register | 0x0     |

## 4.1.14. MISC Register Location

**Table 4-17 Register Location of MISC Controller (MISC Base: 0x40013000)**

| Name         | Type | Address | Description                            | Default |
|--------------|------|---------|--|---------|
| MISC_SRAMINT | R/C  | 0x0000  | SRAM parity error Interrupt            | 0x00    |
| MISC_SRMINIT | R/W  | 0x0004  | SRAM initialize register               | 0x01    |
| MISC_PARERR  | R    | 0x0008  | SRAM parity error address register     | 0x0000  |
| MISC_IREN    | R/W  | 0x000C  | IR enable control register             | 0x00    |
| MISC_DUTYL   | R/W  | 0x0010  | IR duty low pulse control register     | 0x0000  |
| MISC_DUTYH   | R/W  | 0x0014  | IR Duty high pulse control register    | 0x0000  |
| MISC_IRQLAT  | R/W  | 0x0018  | Cortex-M0 IRQ latency control register | 0x00    |
| MISC_HIADDR  | R    | 0x0020  | AHB invalid access address             | --      |
| MISC_PIADDR  | R    | 0x0024  | APB invalid access address             | --      |

**Table 4-18 Register Location of MISC2 Controller (MISC2 Base: 0x40013E00)**

| Name          | Type | Address | Description                        | Default    |
|---------------|------|---------|------------------------------------|------------|
| MISC2_FLASHWC | R/W  | 0x0000  | FLASH wait cycle register          | 0x2100     |
| MISC2_CLKSEL  | R/W  | 0x0004  | Clock selection register           | 0x0        |
| MISC2_CLKDIVH | R/W  | 0x0008  | AHB clock divider control register | 0x00       |
| MISC2_CLKDIVP | R/W  | 0x000C  | APB clock divider control register | 0x01       |
| MISC2_HCLKEN  | R/W  | 0x0010  | AHB clock enable control register  | 0x1FF      |
| MISC2_PCLKEN  | R/W  | 0x0014  | APB clock enable control register  | 0xFFFFFFFF |

#### 4.1.15. CRYPT Register Location

**Table 4-19 Register Location of CRYPT Controller (MISC Base: 0x40006000)**

| Name        | Type | Address | Description                     | Default |
|-------------|------|---------|---------------------------------|---------|
| CRYPT_CTRL  | R/W  | 0x0000  | CRYPT control register          | 0x0000  |
| CRYPT_PTRA  | R/W  | 0x0004  | CRYPT pointer A                 | 0x0000  |
| CRYPT_PTRB  | R/W  | 0x0008  | CRYPT pointer B                 | 0x0000  |
| CRYPT_PTRO  | R/W  | 0x000C  | CRYPT pointer O                 | 0x0000  |
| CRYPT_CARRY | R    | 0x0010  | CRYPT carry/borrow bit register | 0x0     |

## 4.1.16. Info Information Register

The analog trim data and boot option is stored in Info Sector 6 (0x40C00); the RTC calibration data is stored in Info Sector 4 (0x40800). The address 0x40800 ~ 0x409FF data is written by SP606 tool (offline download and RTC calibration). Other data is written before leaving factory. The following table shows the details of this information.

Info Sector data can only be read and cannot be written. All information has a backup. The first data in the form is expressed in 1, and second copies in 2. Each data has a checksum data. Checksum algorithm: add up each data, and reverse the result.

**Table 4-20 Info Information Register**

| Address    | Sign | Data   | Description  |
|------------|------|--|--|
| 0x00040800 | P4   | RTC normal temperature offset 1                | Load low 16 bits to RTC_ACP4 register, such as 0. (Unit: 0.1ppm).  |
| 0x00040804 |      | Check sum 1                                    | INV (SUM (0x40800, 0x40800))   |
| 0x00040808 | P4   | RTC normal temperature offset 2                | Load low 16 bits to RTC_ACP4 register, such as 0. (Unit: 0.1ppm).  |
| 0x0004080C |      | Check sum 2                                    | INV (SUM (0x40808, 0x40808))   |
| 0x00040810 | K1   | Crystal secondary calibration coefficient K1 1 | Load to RTC_ACK1 register. K1 is calculated as follows:<br>$K1=B1/1000000*65536$ , B1 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K1 is 20827. |
| 0x00040814 | K2   | Crystal secondary calibration coefficient K2 1 | Load to RTC_ACK2 register. K2 is calculated as follows:<br>$K2=B2/1000000*65536$ , B2 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K2 is 21496. |
| 0x00040818 | K3   | Crystal secondary calibration coefficient K3 1 | Load to RTC_ACK3 register. K3 is calculated as follows:<br>$K3=B3/1000000*65536$ , B3 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K3 is 22020. |
| 0x0004081C | K4   | Crystal secondary calibration coefficient K4 1 | Load to RTC_ACK4 register. K4 is calculated as follows:<br>$K4=B4/1000000*65536$ , B4 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K4 is 24517. |

|            |      |  |  |
|------------|------|--|--|
| 0x00040820 | K5   | Crystal secondary calibration coefficient K5 1 | Load to RTC_ACK5 register. K5 is calculated as follows:<br>$K5=B5/1000000*65536$ , B5 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K5 is 25257. |
| 0x00040824 |      | Check sum 1                                    | INV (SUM (0x40810, 0x40820))   |
| 0x00040828 | K1   | Crystal secondary calibration coefficient K1 2 | Load to RTC_ACK1 register. K1 is calculated as follows:<br>$K1=B1/1000000*65536$ , B1 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K1 is 20827. |
| 0x0004082C | K2   | Crystal secondary calibration coefficient K2 2 | Load to RTC_ACK2 register. K2 is calculated as follows:<br>$K2=B2/1000000*65536$ , B2 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K2 is 21496. |
| 0x00040830 | K3   | Crystal secondary calibration coefficient K3 2 | Load to RTC_ACK3 register. K3 is calculated as follows:<br>$K3=B3/1000000*65536$ , B3 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K3 is 22020. |
| 0x00040834 | K4   | Crystal secondary calibration coefficient K4 2 | Load to RTC_ACK4 register. K4 is calculated as follows:<br>$K4=B4/1000000*65536$ , B4 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K4 is 24517. |
| 0x00040838 | K5   | Crystal secondary calibration coefficient K5 2 | Load to RTC_ACK5 register. K5 is calculated as follows:<br>$K5=B5/1000000*65536$ , B5 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K5 is 25257. |
| 0x0004083C |      | Check sum 2                                    | INV (SUM (0x40828, 0x40838))   |
| 0x00040840 | ACTI | Fixed point temperature of crystal 1           | Load to RTC_ACTI register, such as 0x1800  |
| 0x00040844 |      | Check sum 1                                    | INV (SUM (0x40840, 0x40840))   |
| 0x00040848 | ACTI | Fixed point temperature                        | Load to RTC_ACTI register, such as   |

|            |               |   |  |
|------------|---------------|---|--|
|            |               | of crystal 2                            | 0x1800   |
| 0x0004084C |               | Check sum 2                             | INV (SUM (0x40848, 0x40848))   |
| 0x00040850 | KTEMPx(x=4~1) | Temperature section division settings 1 | Load to RTC_ACKTEMP register, such as 0x3C2800EC   |
| 0x00040854 |               | Check sum 1                             | INV (SUM (0x40850, 0x40850))   |
| 0x00040858 | KTEMPx(x=4~1) | Temperature section division settings 2 | Load to RTC_ACKTEMP register, such as 0x3C2800EC   |
| 0x0004085C |               | Check sum 2                             | INV (SUM (0x40858, 0x40858))   |
| ...        |               |   | Reserved.  |
| 0x00040CE0 |               | BAT_R offset 1                          | (3.6-BAT measure result) * 1000, resister division   |
| 0x00040CE4 |               | BAT_C offset 1                          | (3.6-BAT measure result) * 1000, cap division  |
| 0x00040CE8 |               | Check sum 1                             | INV (SUM (0x40CE0, 0x40CE4))   |
| 0x00040CEC |               |   | Reserved.  |
| 0x00040CF0 |               | BAT_R offset 2                          | (3.6-BAT measure result) * 1000, resister division   |
| 0x00040CF4 |               | BAT_C offset 2                          | (3.6-BAT measure result) * 1000, cap division  |
| 0x00040CF8 |               | Check sum 2                             | INV (SUM (0x40CF0, 0x40CF4))   |
| 0x00040CFC |               |   | Reserved.  |
| 0x00040D00 | P1/P0         | RTC_ACP1/0 set 1                        | Load the high 16 bits to RTC_ACP1 register, such as 1060; Load the low 16 bits to RTC_ACP0, such as -214.  |
| 0x00040D04 | P2'           | RTC_ACP2 set 1                          | The value in this register is recorded as P2', such as -19746971. According to the formula $P2=P2'+(Tr-Tm)*256$ to calculate P2, and load P2 to RTC_ACP2 register.                           |
| 0x00040D08 | P5            | RTC_ACP5 set 1                          | Load the high 16 bits to RTC_ACP5 register, such as 6444 and the low 16 bits are abandoned.  |
| 0x00040D0C | P7/P6'        | RTC_ACP 7/6 set 1                       | Load the high 16 bits to RTC_ACP7 register, such as 0. Load the low 16 bits to P6' register, such as 1342.<br>According to the formula: $P6=a*P6'$ to calculate P6, where $a=PCLK/6553600$ . |

|            |        |                     |  |
|------------|--------|---------------------|--|
| 0x00040D10 |        | Check Sum set 1     | INV (SUM (0x40DE0, 0x40DEC))   |
| 0x00040D14 | P1/P0  | RTC_ACP1/0 set 2    | Load the high 16 bits to RTC_ACP1 register, such as 1060; Load the low 16 bits to RTC_ACP0, such as -214.  |
| 0x00040D18 | P2'    | RTC_ACP2 set 2      | The value in this register is recorded as P2', such as -19746971. According to the formula $P2=P2'+(Tr-Tm)*256$ to calculate P2, and load P2 to RTC_ACP2 register.                           |
| 0x00040D1C | P5     | RTC_ACP5 set 2      | Load the high 16 bits to RTC_ACP5 register, such as 6444 and the low 16 bits are abandoned.  |
| 0x00040D20 | P7/P6' | RTC_ACP 7/6 set 2   | Load the high 16 bits to RTC_ACP7 register, such as 0; Load the low 16 bits to P6' register, such as 1342.<br>According to the formula: $P6=a*P6'$ to calculate P6, where $a=PCLK/6553600$ . |
| 0x00040D24 |        | Check Sum set 2     | INV (SUM (0x40DF4, 0x40E00))   |
| 0x00040D28 |        | AVCC gain 1         | Pre-trim result/3.3 * 10000  |
| 0x00040D2C |        | DVCC gain 1         | Pre-trim result/3.3 * 10000  |
| 0x00040D30 |        | BGP gain 1          | Pre-trim result/1.2 * 10000  |
| 0x00040D34 |        | RCL gain 1          | Pre-trim result/32768 * 10000  |
| 0x00040D38 |        | RCH gain 1          | Pre-trim result/6553600 * 10000  |
| 0x00040D3C |        | Check sum 1         | INV(SUM(0x40D28, 0x40D38))   |
| 0x00040D40 |        | AVCC gain 2         | Pre-trim result/3.3 * 10000  |
| 0x00040D44 |        | DVCC gain 2         | Pre-trim result/3.3 * 10000  |
| 0x00040D48 |        | BGP gain 2          | Pre-trim result/1.2 * 10000  |
| 0x00040D4C |        | RCL gain 2          | Pre-trim result/32768 * 10000  |
| 0x00040D50 |        | RCH gain 2          | Pre-trim result/6553600 * 10000  |
| 0x00040D54 |        | Check sum 2         | INV(SUM(0x40D40, 0x40D50))   |
| 0x00040D58 |        | ID word 0, Backup 1 |  |
| 0x00040D5C |        | ID word 1, Backup 1 |  |
| 0x00040D60 |        | ID Check sum 1      | INV (SUM (0x40D58, 0x40D5C))   |
| 0x00040D64 |        | ID word 0, Backup 2 |  |
| 0x00040D68 |        | ID word 1, Backup 2 |  |

|            |    |                                  |  |
|------------|----|----------------------------------|--|
| 0x00040D6C |    | ID Check sum 2                   | INV (SUM (0x40D64, 0x40D68))   |
| 0x00040D70 | Tr | Real Temperature 1 (from tmp275) | According to the formula P2=P2'+(Tr-Tm)*256 to calculate P2, and load P2 to RTC_ACP2 register.               |
| 0x00040D74 | Tm | Measure Temperature 1 (from ADC) |  |
| 0x00040D78 |    | Temp Check sum 1                 | INV(SUM(0x40D70, 0x40D74))   |
| 0x00040D7C | Tr | Real Temperature 2 (from tmp275) | According to the formula P2=P2'+(Tr-Tm)*256 to calculate P2, and load P2 to RTC_ACP2 register.               |
| 0x00040D80 | Tm | Measure Temperature 2 (from ADC) |  |
| 0x00040D84 |    | Temp Check sum 2                 | INV (SUM (0x40D7C, 0x40D80))   |
| 0x00040D88 |    |                                  | Reserved.  |
| 0x00040D8C |    |                                  | Reserved.  |
| 0x00040D90 |    | Measure LCD LDO gain 1           | Pre-trim result/3.3 * 10000  |
| 0x00040D94 |    | VLCD setting 1                   |  |
| 0x00040D98 |    | LCD LDO Check sum 1              | INV (SUM (0x40D90, 0x40D94))   |
| 0x00040D9C |    | Measure LCD LDO gain 2           | Pre-trim result/3.3 * 10000  |
| 0x00040DA0 |    | VLCD setting 2                   |  |
| 0x00040DA4 |    | LCD LDO Check sum 2              | INV (SUM (0x40D9C, 0x40DA0))   |
| 0x00040DC0 |    | Analog trim data1                | Program during CP flow for analog parameter  |
| 0x00040DC4 |    | 0xFFFFFFFF                       |  |
| 0x00040DC8 |    | 0xFFFFFFFF                       |  |
| 0x00040DCC |    | Checksum1                        | INV(SUM(0x40DC0, 0x40DC8)), the data of 0x00040DC8 address cannot be read, and it is replaced by 0xFFFFFFFF. |
| 0x00040DD0 |    | Analog trim data2.               | Program during CP flow for analog parameter  |
| 0x00040DD4 |    | 0xFFFFFFFF                       |  |
| 0x00040DD8 |    | 0xFFFFFFFF                       |  |
| 0x00040DDC |    | Checksum2                        | INV(SUM(0x40DD0, 0x40DD8)), the data of 0x00040DD8 address cannot be read, and it is replaced by 0xFFFFFFFF. |
| ...        |    |                                  |  |
| 0x00040400 | a1 | ADC coefficient 1 of             | $V_{dc} = a1/100000000 * X + b1/100000000$   |

|            |    |   |  |
|------------|----|---|--|
| 0x00040404 | b1 | ADC_CHx channel in 3.3V system under no divider mode condition                              | (32 bits complement)   |
| 0x00040408 | a2 | ADC coefficient 1 of ADC_CHx channel in 3.3V system under resistive divider mode condition  | $V_{dc} = a2/100000000 * X + b2/100000000$<br>(32 bits complement)   |
| 0x0004040C | b2 | ADC coefficient 1 of ADC_CHx channel in 3.3V system under capacitive divider mode condition | $V_{dc} = a3/100000000 * X + b3/100000000$<br>(32 bits complement)   |
| 0x00040410 | a3 | ADC coefficient 1 of VDD channel in 3.3V system under resistive divider mode condition      | $V_{dc} = a4/100000000 * X + b4/100000000$<br>(32 bits complement)   |
| 0x00040414 | b3 | ADC coefficient 1 of VDD channel in 3.3V system under capacitive divider mode condition     | $V_{dc} = a5/100000000 * X + b5/100000000$<br>(32 bits complement)   |
| 0x00040418 | a4 | ADC coefficient 1 of BATRTC channel in 3.3V system under resistive divider mode condition   | $V_{dc} = a6/100000000 * X + b6/100000000$<br>(32 bits complement)   |
| 0x00040420 | a5 | ADC coefficient 1 of BATRTC channel in 3.3V system under capacitive divider mode condition  | $V_{dc} = a7/100000000 * X + b7/100000000$<br>(32 bits complement)   |
| 0x00040424 | b5 | ADC coefficient 1 of BATRTC channel in 3.3V system under resistive divider mode condition   | $V_{dc} = a8/100000000 * X + b8/100000000$<br>(32 bits complement)   |
| 0x00040428 | a6 | ADC coefficient 1 of BATRTC channel in 3.3V system under capacitive divider mode condition  | $V_{dc} = a9/100000000 * X + b9/100000000$<br>(32 bits complement)   |
| 0x0004042C | b6 | ADC coefficient 1 of ADC_CHx channel in 3.3V system under no divider mode condition         | $V_{dc} = a10/100000000 * X + b10/100000000$<br>(32 bits complement) |
| 0x00040430 | a7 | ADC coefficient 1 of ADC_CHx channel in 3.3V system under resistive divider mode condition  | $V_{dc} = a11/100000000 * X + b11/100000000$<br>(32 bits complement) |
| 0x00040434 | b7 | ADC coefficient 1 of ADC_CHx channel in 3.3V system under capacitive divider mode condition | $V_{dc} = a12/100000000 * X + b12/100000000$<br>(32 bits complement) |
| 0x00040438 |    | Checksum1   | INV(SUM(0x00040400, 0x00040434))                                     |
| 0x0004043C |    |   | Reserved.  |
| 0x00040440 | a1 | ADC coefficient 2 of ADC_CHx channel in 3.3V system under no divider mode condition         | $V_{dc} = a13/100000000 * X + b13/100000000$<br>(32 bits complement) |
| 0x00040444 | b1 | ADC coefficient 2 of ADC_CHx channel in 3.3V system under resistive divider mode condition  | $V_{dc} = a14/100000000 * X + b14/100000000$<br>(32 bits complement) |
| 0x00040448 | a2 | ADC coefficient 2 of ADC_CHx channel in 3.3V system under capacitive divider mode condition | $V_{dc} = a15/100000000 * X + b15/100000000$<br>(32 bits complement) |
| 0x0004044C | b2 | ADC coefficient 2 of ADC_CHx channel in 3.3V system under no divider mode condition         | $V_{dc} = a16/100000000 * X + b16/100000000$<br>(32 bits complement) |
| 0x00040450 | a3 | ADC coefficient 2 of ADC_CHx channel in 3.3V system under resistive divider mode condition  | $V_{dc} = a17/100000000 * X + b17/100000000$<br>(32 bits complement) |
| 0x00040454 | b3 | ADC coefficient 2 of ADC_CHx channel in 3.3V system under capacitive divider mode condition | $V_{dc} = a18/100000000 * X + b18/100000000$<br>(32 bits complement) |
| 0x00040458 | a4 | ADC coefficient 2 of VDD  | $V_{dc} = a19/100000000 * X + b19/100000000$<br>(32 bits complement) |

|            |    |  |   |
|------------|----|--|---|
| 0x0004045C | b4 | channel in 3.3V system under resistive divider mode condition                              | (32 bits complement)  |
| 0x00040460 | a5 | ADC coefficient 2 of VDD channel in 3.3V system under capacitive divider mode condition    | $Vdc=a5/100000000*X+b5/100000000$<br>(32 bits complement)   |
| 0x00040464 | b5 | ADC coefficient 2 of BATRTC channel in 3.3V system under resistive divider mode condition  | $Vdc=a6/100000000*X+b6/100000000$<br>(32 bits complement)   |
| 0x00040468 | a6 | ADC coefficient 2 of BATRTC channel in 3.3V system under capacitive divider mode condition | $Vdc=a7/100000000*X+b7/100000000$<br>(32 bits complement)   |
| 0x00040470 | a7 | ADC coefficient 2 of ADC_CHx channel in 5V system under no divider mode condition          | $Vdc=A1/100000000*X+B1/100000000$<br>(32 bits complement)   |
| 0x00040474 | b7 | ADC coefficient 1 of ADC_CHx channel in 5V system under resistive divider mode condition   | $Vdc=A2/100000000*X+B2/100000000$<br>(32 bits complement)   |
| 0x00040478 |    | Checksum2  | INV(SUM(0x00040440, 0x00040474))                            |
| 0x0004047C |    |  | Reserved.   |
| 0x00040480 | A1 | ADC coefficient 1 of ADC_CHx channel in 5V system under no divider mode condition          | $Vdc=A3/100000000*X+B3/100000000$<br>(32 bits complement)   |
| 0x00040484 | B1 | ADC coefficient 1 of ADC_CHx channel in 5V system under resistive divider mode condition   | $Vdc=A4/100000000*X+B4/100000000$<br>(32 bits complement)   |
| 0x00040488 | A2 | ADC coefficient 1 of ADC_CHx channel in 5V system under capacitive divider mode condition  | $Vdc=A5/100000000*X+B5/100000000$<br>(32 bits complement)   |
| 0x0004048C | B2 | ADC coefficient 1 of VDD channel in 5V system under resistive divider mode condition       | $Vdc=A6/100000000*X+B6/100000000$<br>(32 bits complement)   |
| 0x00040490 | A3 | ADC coefficient 1 of ADC_CHx channel in 5V system under capacitive divider mode condition  | $Vdc=A7/100000000*X+B7/100000000$<br>(32 bits complement)   |
| 0x00040494 | B3 | ADC coefficient 1 of VDD channel in 5V system under resistive divider mode condition       | $Vdc=A8/100000000*X+B8/100000000$<br>(32 bits complement)   |
| 0x00040498 | A4 | ADC coefficient 1 of BATRTC channel in 5V system under resistive divider mode condition    | $Vdc=A9/100000000*X+B9/100000000$<br>(32 bits complement)   |
| 0x0004049C | B4 | ADC coefficient 1 of BATRTC channel in 5V system under capacitive divider mode condition   | $Vdc=A10/100000000*X+B10/100000000$<br>(32 bits complement) |
| 0x000404A0 | A5 | ADC coefficient 1 of VDD channel in 5V system under capacitive divider mode condition      | $Vdc=A11/100000000*X+B11/100000000$<br>(32 bits complement) |
| 0x000404A4 | B5 | ADC coefficient 1 of BATRTC channel in 5V system under resistive divider mode condition    | $Vdc=A12/100000000*X+B12/100000000$<br>(32 bits complement) |
| 0x000404A8 | A6 | ADC coefficient 1 of ADC_CHx channel in 5V system under resistive divider mode condition   | $Vdc=A13/100000000*X+B13/100000000$<br>(32 bits complement) |
| 0x000404AC | B6 | ADC coefficient 1 of ADC_CHx channel in 5V system under capacitive divider mode condition  | $Vdc=A14/100000000*X+B14/100000000$<br>(32 bits complement) |
| 0x000404B0 | A7 | ADC coefficient 1 of ADC_CHx channel in 5V system under no divider mode condition          | $Vdc=A15/100000000*X+B15/100000000$<br>(32 bits complement) |

|            |    |   |   |
|------------|----|---|---|
| 0x000404B4 | B7 | BATRTC channel in 5V system under capacitive divider mode condition                       | (32 bits complement)  |
| 0x000404B8 |    | Checksum1   | INV(SUM(0x00040480, 0x000404B4))                                |
| 0x000404BC |    |   | Reserved.   |
| 0x000404C0 | A1 | ADC coefficient 2 of ADC_CHx channel in 5V system under no divider mode condition         | $Vdc = A1/100000000 * X + B1/100000000$<br>(32 bits complement) |
| 0x000404C4 | B1 |   |   |
| 0x000404C8 | A2 | ADC coefficient 2 of ADC_CHx channel in 5V system under resistive divider mode condition  | $Vdc = A2/100000000 * X + B2/100000000$<br>(32 bits complement) |
| 0x000404CC | B2 |   |   |
| 0x000404D0 | A3 | ADC coefficient 2 of ADC_CHx channel in 5V system under capacitive divider mode condition | $Vdc = A3/100000000 * X + B3/100000000$<br>(32 bits complement) |
| 0x000404D4 | B3 |   |   |
| 0x000404D8 | A4 | ADC coefficient 2 of VDD channel in 5V system under resistive divider mode condition      | $Vdc = A4/100000000 * X + B4/100000000$<br>(32 bits complement) |
| 0x000404DC | B4 |   |   |
| 0x000404E0 | A5 | ADC coefficient 2 of VDD channel in 5V system under capacitive divider mode condition     | $Vdc = A5/100000000 * X + B5/100000000$<br>(32 bits complement) |
| 0x000404E4 | B5 |   |   |
| 0x000404E8 | A6 | ADC coefficient 2 of BATRTC channel in 5V system under resistive divider mode condition   | $Vdc = A6/100000000 * X + B6/100000000$<br>(32 bits complement) |
| 0x000404EC | B6 |   |   |
| 0x000404F0 | A7 | ADC coefficient 2 of BATRTC channel in 5V system under capacitive divider mode condition  | $Vdc = A7/100000000 * X + B7/100000000$<br>(32 bits complement) |
| 0x000404F4 | B7 |   |   |
| 0x000404F8 |    | Checksum2   | INV(SUM(0x000404C0, 0x000404F4))                                |


## 5.Power system

V85XX power supply has the following features:

- Supporting 5.5V and 3.3V power supply;
- Supporting RTC independent battery. When RTCBAT is out of the battery power, RTC will be supplied by the main power.
- The GPIO ports are powered by VDD.
- The analog circuitry inside the chip is powered by AVCC;
- The digital circuitry inside the chip and PLL circuitry are powered by DVCC;
- Supporting low voltage monitoring and real-time monitoring battery voltage.

Note: the V8520/V8520A chip shortens AVCC and VDD internally, so:

- 1, Supporting 3.3V power supply only, VDD input voltage range: 2.2~3.6V.
- 2, The analog circuitry inside the chip is powered by VDD.
- 3, The AVCCLDO should be power down.
- 4, The AVCC\_LV detection should be power down.



**Figure 5-1 V8500/V8530/V8531/V8531A/V8510/V8510A/V8510T Power System Block Diagram**




Figure 5-2 V8520/V8520A Power System Block Diagram

## 5.1. Register Location

Table 5-1 Register Location of ANA Controller for Power (ANA Base: 0x40014200)

| Name | Type | Address | Description | Default |
|------|------|---------|-------------|---------|
|------|------|---------|-------------|---------|

|            |     |        |                                  |            |
|------------|-----|--------|----------------------------------|------------|
| ANA_REG5   | R/W | 0x0014 | Analog register 5                | 0x00       |
| ANA_REG6   | R/W | 0x0018 | Analog register 6                | 0x00       |
| ANA_REG7   | R/W | 0x001C | Analog register 7                | 0x00       |
| ANA_REG8   | R/W | 0x0020 | Analog register 8                | 0x00       |
| ANA_REGA   | R/W | 0x0028 | Analog register 10               | 0x00       |
| ANA_REGF   | R/W | 0x003C | Analog register 15               | 0x00       |
| ANA_CTRL   | R/W | 0x0050 | Analog control register          | 0x00000000 |
| ANA_CMPOUT | R   | 0x0054 | Comparator result register       | 0x0030     |
| ANA_INTSTS | R/C | 0x0060 | Analog interrupt status register | 0x0000     |
| ANA_INTEN  | R/W | 0x0064 | Analog interrupt enable register | 0x0000     |

## 5.2. Register Definition

### 5.2.1. ANA\_REG5 Register

Table 5-2 Description of Each Bit in ANA\_REG5 for Power

| Bit | Name       | Function                                       | Notes  |
|-----|------------|--|--|
| 6   | PD_AVCCDET | Power down AVCC low voltage detector for AVCC. | 0: Power-up AVCLV detector.<br>1: Power-down detector. |

### 5.2.2. ANA\_REG6 Register

Table 5-3 Description of Each Bit in ANA\_REG6 for Power

| Bit | Name       | Function  | Notes   |
|-----|------------|---|---|
| 7   | BATRTCDISC | Discharge the BATRTC battery.<br><br>Discharge resistance is 1.7k, and the discharge current is $V_{batrtc}/1.7k$ . | 0: Disable 1.7k resistor from BATRTC to GND.<br><br>1: Enable 1.7k resistor from BATRTC to GND. |

### 5.2.3. ANA\_REG7 Register

Table 5-4 Description of Each Bit in ANA\_REG7 for Power

| Bit | Name | Function  | Notes |
|-----|------|-----------|-------|
| 7:0 |      | Reserved. | 0     |

## 5.2.4. ANA\_REG8 Register

Table 5-5 Description of Each Bit in ANA\_REG8 for Power

| Bit  | Name          | Function  | Notes   |
|------|---------------|---|---|
| 3: 0 |               | Reserved.   | 0   |
| 6:4  | VDDPVDET[2:0] | Voltage selection of VDD power detector, the setting in this register will affect the status of VDDALARM. | 000: 4.5V<br>001: 4.2V<br>010: 3.9V<br>011: 3.6V<br>100: 3.2V<br>101: 2.9V<br>110: 2.6V<br>111: 2.3V  |
| 7    | PD_AVCCLDO    | AVCCLDO control register, and control power-down or power-up of LDO.                                      | 0: Power up LDO, Voltage of AVCC pin is 3.3V.<br>1: Power down LDO, AVCC connect to VDD through a switch, and the switch resistor refer to table 1-4.<br>AVCCLDO can be power down only when power supply less than 3.6V. |

## 5.2.5. ANA\_REG9 Register

Table 5-6 Description of Each Bit in ANA\_REG9 for Power

| Bit | Name      | Function  | Notes                          |
|-----|-----------|---|--------------------------------|
| 7   | PD_VDDDET | Power down VDD input VDDALARM detector. This module powered by VDD. | 0: Power up.<br>1: Power down. |

## 5.2.6. ANA\_REGA Register

**Table 5-7 Description of Each Bit in ANA\_REGA for Power**

| Bit | Name        | Function                   | Notes  |
|-----|-------------|----------------------------|--|
| 6:0 |             | Reserved.                  | Default value is 0x00, and must be set to 0xA. |
| 7   | PD_VDCINDET | Power down VDCIN detector. | 0: Power up.<br>1: Power down.                 |

## 5.2.7. ANA\_REGF Register

**Table 5-8 Description of Each Bit in ANA\_REGF for Power**

| Bit | Name     | Function                                  | Notes   |
|-----|----------|---|---|
| 1:0 |          | Reserved.                                 | 0   |
| 2   | AVCCO_EN | Enable AVCC_OUT pin to output AVCC level. | 0: High resistance.<br>1: AVCC_OUT pin output AVCC level, and it can be used to drive small power module. |

## 5.2.8. ANA\_CTRL Register

**Table 5-9 Description of ANA\_CTRL Register for Power**

| Bit   | Name  | Type | Description   | Default |
|-------|-------|------|---|---------|
| 26    | PDNS2 | R/W  | This register is used to set the deep sleep behavior when VDDALARM is 0. (Still need to consider the PDNS setting).<br><br>0: Can't enter deep-sleep mode when VDDALARM is 0. When VDDALARM is 1, the system can enter deep-sleep mode. The system will wake-up from deep-sleep mode automatically as long as VDDALARM is 0.<br><br>1: Can enter deep-sleep mode no-matter which state VDDALARM is. | 0x0     |
| 17:16 |       |      | Reserved.   | 0       |
| 6     | PDNS  | R/W  | This register is used to set the deep sleep behavior when VDCINDROP is 0. (Still need to consider the PDNS setting)   | 0x0     |

|     |  |  |  |   |
|-----|--|--|--|---|
|     |  |  | 0: Can't enter deep-sleep mode when VDCINDROP is 0. When VDCINDROP is 1, the system can enter deep-sleep mode. The system will wake-up from deep-sleep mode automatically as long as VDCINDROP became 0.<br><br>1: Can enter deep-sleep mode no-matter which state VDCINDROP is. |   |
| 5:4 |  |  | Reserved.  | 0 |

## 5.2.9. ANA\_CMPOUT Register

Table 5-10 Description of ANA\_CMPOUT Register for Power

| Bit | Name      | Type | Description   | Default |
|-----|-----------|------|---|---------|
| 10  | AVCCLV    | R    | AVCC low power status. And hysteresis voltage of AVCCLV is 20mV~30mV.<br><br>0: AVCC is higher than 2.5V.<br><br>1: AVCC is lower than 2.5V.  | 0x0     |
| 8   | VDCINDROP | R    | VDCIN drop status.<br><br>0: VDCIN is not drop (VDCIN higher than threshold).<br><br>1: VDCIN is drop (VDCIN lower than threshold).   | 0x0     |
| 7   | VDDALARM  | R    | This bit shows the output of VDDALARM.<br><br>0: Voltage of VDD is higher than voltage setting by VDDPVDSSEL.<br><br>1: Voltage of VDD is lower than voltage setting by VDDPVDSSEL. | 0x0     |
| 6:0 |           | R    | Reserved.   | 0       |

## 5.2.10. ANA\_INSTS Register

Table 5-11 Description of ANA\_INTSTS Register for Power

| Bit | Name     | Type | Description  | Default |
|-----|----------|------|--|---------|
| 11  | INTSTS11 | R/C  | Interrupt flag of sleep mode entry under VDCINDROP is 0(i.e. VDCIN higher than threshold), this interrupt will be generated when VDCINDROP is 0 and the entry of sleep or deep-sleep modes are detected. Programmer can enable this interrupt to | 0x0     |

|     |          |     |  |     |
|-----|----------|-----|--|-----|
|     |          |     | force CPU awake from sleep or deep-sleep mode when VDCINDROP is 0 and the entry of sleep or deep-sleep modes are detected.<br><br>Read 0: No Sleep mode entry interrupt.<br><br>Read 1: Sleep mode entry interrupt is happened.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit. |     |
| 10  | INTSTS10 | R/C | Interrupt flag of AVCCLV (AVCC low power status), this interrupt will be generated when AVCCLV rising or falling.<br><br>Read 0: No AVCCLV interrupt.<br><br>Read 1: AVCCLV interrupt is happened.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit.                              | 0x0 |
| 8   | INTSTS8  | R/C | Interrupt flag of VDCINDROP (VDCIN status), this interrupt will be generated when VDCINDROP rising or falling.<br><br>Read 0: No VDCIN interrupt.<br><br>Read 1: VDCIN interrupt is happened.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit.                                   | 0x0 |
| 7   | INTSTS7  | R/C | Interrupt flag of VDDALARM (VDD status), this interrupt will be generated when VDDALARM rising or falling.<br><br>Read 0: No VDDALARM interrupt.<br><br>Read 1: VDDALARM interrupt is happened.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit.                                 | 0x0 |
| 6:0 |          |     | Reserved.  | 0   |

### 5.2.11. ANA\_INTEN Register

Table 5-12 Description of ANA\_INTEN Register for Power

| Bit | Name    | Type | Description  | Default |
|-----|---------|------|--|---------|
| 11  | INTEN11 | R/W  | Interrupt and wake-up enable control of sleep mode | 0x0     |

|     |         |     |  |     |
|-----|---------|-----|--|-----|
|     |         |     | entry, when VDCINDROP is 0 (i.e. VDCIN higher than threshold). Programmer can enable this interrupt to force CPU to wake from sleep or deep-sleep mode when VDCINDROP is 0 and the entry of sleep or deep-sleep modes are detected.<br><br>0: Disable Sleep mode entry interrupt and wake-up.<br>1: Enable Sleep mode entry interrupt and wake-up. |     |
| 10  | INTEN10 | R/W | Interrupt and wake-up enable control of AVCCLV rising or falling.<br><br>0: Disable AVCCLV interrupt and wake-up.<br>1: Enable AVCCLV interrupt and wake-up.   | 0x0 |
| 9   |         |     | Reserved.  | 0   |
| 8   | INTEN8  | R/W | Interrupt and wake-up enable control of VDCINDROP rising or falling.<br><br>0: Disable VDCIN interrupt and wake-up.<br>1: Enable VDCIN interrupt and wake-up.  | 0x0 |
| 7   | INTEN7  | R/W | Interrupt and wake-up enable control of VDDALARM rising or falling.<br><br>0: Disable VDDALARM interrupt and wake-up.<br>1: Enable VDDALARM interrupt and wake-up.   | 0x0 |
| 6:0 |         |     | Reserved.  | 0   |


### 5.3. 3.3V Regulator Circuit(AVCC)

In V85XX, the analog circuit is powered by the 3.3V regulator circuit (AVCC). AVCC is controlled via the bit 'PD\_AVCCLDO' (bit [7] of ANA\_REG8). AVCCLDO can be power down only when power supply less than 3.6V.


AVCC has a driving capability of 30 mA.

AVCC can output from AVCC\_OUT, and is controlled by the bit 'AVCCO\_EN' (bit [2] of ANA\_REGF). When AVCCO\_EN=1, AVCC\_OUT will output AVCC level. Otherwise, it will be in high-z state. AVCC\_OUT has a driving capability of 20mA. The sum of the driving capability of AVCC pin and AVCC\_OUT pin cannot exceed 30mA.

It is recommended to externally decouple the pin 'AVCC' with a 10uF capacitor in parallel with a 0.1-uF capacitor.



**Figure 5-3 AVCC LDO Output and VDD Power Input**



**Figure 5-4 AVCC LDO Output and The Load Current**


## 5.4. Digital Power Supply(DVCC)

In V85XX, PLL clock generation circuit and core digital blocks are powered by the digital power supply circuit. This circuit will output a stable voltage (DVCC, i.e. 1.5V) when power input (AVCC) is higher than 1.7V.


The digital power supply circuit has a driving capability of 35mA. When the load current through the circuits is less than 35mA, the digital power supply will be stable; when the load current is higher than 35mA, the higher the load current is, the lower the digital power supply will be.

This power supply circuit will not stop working until the system is powered off.

It is recommended to externally decouple the pin 'DVCC' with a 10uF capacitor in parallel with a 0.1-uF capacitor.



**Figure 5-5 DVCCCLDO Output and VDD Power Input**




**Figure 5-6 DVCCCLDO Output and The Load Current  
Power Supply Supervisor**

## 5.5. Power Supervisor

### 5.5.1. VDCIN Supervisor

In V8500, the main power is input into the pin 'VDCIN' after a resistive divider. The input voltage on the pin 'VDCIN' is monitored continuously by the power supply supervisor.

When the input voltage on the pin 'VDCIN' is lower than 1.3V(typical), a power-down event will occur, the bit 'VDCINDROP'('bit 8' of 'ANACMP\_OUT' ) will be set to '1', and a power-down interrupt will be generated to MCU.



**Figure 5-7 Relation Between VDCIN Input Signal and States of Flag Bits VDCINDROP**

## 5.5.2. VDD Supervisor

Power alarm detector is designed to supervise the power state of VDD. When VDD is lower than the specified voltage threshold defined by VDDPVDSel<2:0> in ANA\_REG8, the power alarm signal will inform MCU by interrupt.

|                |                                     |   |
|----------------|-------------------------------------|---|
| VDDPVDSel<2:0> | Voltage selection of power detector | 000: 4.5V; 001: 4.2V; 010: 3.9V; 011: 3.6V; 100: 3.2V; 101: 2.9V;<br>110: 2.6V; 111: 2.3V |
|----------------|-------------------------------------|---|

## 5.5.3. AVCC Supervisor

AVCCLV module is designed to supervise the power state of AVCC. When AVCC is lower than 2.5V, an LV signal will inform MCU by interrupt, in this situation, the ADC precision will be degraded much, so do not use ADC to measure any signal.

# 5.6. Power Switch

## 5.6.1. Power Switch 1

Power switch 1 is designed to switch RTC power between VDD and BATRTC. When VDD is higher than BATRTC, the switch will select VDD to be the power of RTC domain. Otherwise BATRTC will be the power of RTC.

## 5.6.2. Power Switch 2

Power switch 3 is designed to select AVCC voltage input source. When PD\_AVCCLDO (ANA\_REG8 bit 7) is set to 0, Voltage of AVCC pin is 3.3V. When PD\_AVCCLDO (ANA\_REG8 bit 7) is set to 1, AVCC

connect to VDD through a switch, and the switch resistor refer to table 1-4. AVCCLD0 can be power down only when power supply less than 3.6V.

## 5.7. Application Note

Two power supply: VDD is powered by one power source. BATRTC is powered by another power source. When VDD is powered down, and only BATRTC pin is powered up, the user should disable automatic temperature compensation. In applications, if user adopted BATRTC power supply independent, and automatic temperature compensation function is enabled when VDD is powered up, user should disable automatic temperature function when VDD is powered down.

One power supply: VDD and BATRTC are connected together, and powered by one power source. RTC auto-calibration can be enabled all the time.

# 6. Working Model


## 6.1. Introduction

The PMU controller is used to control the sleep and deep sleep mode of V85XX. There are 16 IOs integrated inside the PMU controller which can wake-up the chip from sleep or deep-sleep mode. The deep sleep mode will power off CPU and all peripherals including system SRAM, LCD controller and other GPIOs not included in PMU controller. Only RTC, analog controller and UART 32K module will be alive under this mode.

## 6.2. Features

- Deep mode entry/exit control, and corresponding module be reset when MCU wake up from deep sleep mode, the program starts to run from 0 address.
- Password protection to avoid entry deep-sleep mode in un-expected event.
- 16 GPIOs with wake-up and interrupt function.
- Interrupt generation.
- When entry sleep and deep sleep mode, system clock will power down. When MCU wake up from sleep mode, hardware will switch the system clock to the setting before entry sleep mode. When MCU wake up from deep sleep mode, the hardware will switch the system clock to RCH automatically.
- When wake up from deep sleep mode, the program will start from beginning and reset some corresponding modules.
- Crystal absent detect and interrupt.
- Embedded 256 Bytes Retention SRAM which can keep necessary data under deep-sleep mode.

## 6.3. Functional Block Diagram



**Figure 6-1 Functional Block Diagram of PMU Controller**

## 6.4. Register Location

**Table 6-1 Working model Register Location of the PMU Controller (PMU Base: 0x40014000)**

| Name          | Type | Address | Description                      | Default   |
|---------------|------|---------|----------------------------------|-----------|
| PMU_DSLEEPEN  | R/W  | 0x0000  | PMU deep sleep enable register   | 0x00      |
| PMU_DSLEEPASS | R/W  | 0x0004  | PMU deep sleep password register | 0x00      |
| PMU_CONTROL   | R/W  | 0x0008  | PMU control register             | 0x0000    |
| PMU_STS       | R/C  | 0x000C  | PMU Status register              | 0x0000074 |
| VERSIONID     | R    | 0x003C  | Version ID of V85XX              | --        |

**Table 6-2 working model Register Location of the PMU Retention RAM (PMU Retention RAM Base: 0x40014400)**

| Name      | Type | Address | Description                  | Default |
|-----------|------|---------|------------------------------|---------|
| PMU_RAM0  | R/W  | 0x0000  | PMU 32 bits Retention RAM 0  | --      |
| PMU_RAM1  | R/W  | 0x0004  | PMU 32 bits Retention RAM 1  | --      |
| PMU_RAM2  | R/W  | 0x0008  | PMU 32 bits Retention RAM 2  | --      |
|           |      |         | .....                        |         |
| PMU_RAM63 | R/W  | 0x00FC  | PMU 32 bits Retention RAM 63 | --      |

**Table 6-3 Register Location of ANA Controller for Working Mode (ANA Base: 0x40014200)**

| Name     | Type | Address | Description             | Default    |
|----------|------|---------|-------------------------|------------|
| ANA_CTRL | R/W  | 0x0050  | Analog control register | 0x00000000 |

## 6.5. Register Definitions

### 6.5.1. PMU\_DSLEEPEN Register

To enable the deep sleep mode, programmer should write the correct password (0xAA5555AA) into PMU\_DSLEEPASS register first, and then write 0x55AAAA55 to PMU\_DSLEEPEN register. Under debug mode (MODE is 0), it is not allowed to enter deep-sleep mode, and all writes to this register will be discarded. If the chip is in deep-sleep mode and MODE change from normal mode to debug mode, it will wake-up automatically to enable the access of ICE interface.

**Table 6-4 Description of PMU\_DSLEEPEN Register**

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31   | WKU  | R    | Current wake-up signal status, this bit reflects the wake-up status received by PMU controller, programmer must make sure this bit is 0 before entering deep-sleep mode, otherwise the system will wake-up immediately because of non-clear WKU event. | 0x0     |
| 30:0 |      |      | Reserved.  | 0       |

### 6.5.2. PMU\_DSLEEPASS Register

**Table 6-5 Description of PMU\_DSLEEPASS Register**

| Bit  | Name   | Type | Description  | Default |
|------|--------|------|--|---------|
| 31:1 |        |      | Reserved.  | 0       |
| 0    | UNLOCK | R    | This bit indicates the entry of deep-sleep mode has been unlocked and is ready to entry deep-sleep mode. To unlock the deep sleep mode, programmer should write 0xAA5555AA to this register first. This bit will be cleared immediately after any register read or write to any PMU register, including ICE read/write. So programmer should set correct password to PMU_DSLEEPEN immediately. | 0x0     |

### 6.5.3. PMU\_CONTROL Register

**Table 6-6 Description of PMU\_CONTROL Register**

| Bit   | Name       | Type | Description  | Default |
|-------|------------|------|--|---------|
| 31:16 |            |      | Reserved.  | 0       |
| 15:8  | PWUPCYC    | R/W  | Power-up cycle count, this register controls the power-up wait time when a wake-up even is received. The unit is 32K clock period.   | 0x0     |
| 7:6   |            |      | Reserved.  | 0       |
| 5     | PLL_LSEL   | R/W  | Low speed PLL input clock selection.<br>0: 32K XTAL<br>1: 32K RC.  | 0x0     |
| 4     | PLLH_SEL   | R/W  | High speed PLL input clock selection.<br>0: 6.5MHz RC<br>1: 6.5536MHz XTAL   | 0x0     |
| 3     | INT_6M_EN  | R/W  | 6.5536M XTAL absent interrupt enable register. This bit is used to control the interrupt signal output to CPU. When this bit is set to 1, if 6.5536M crystal is removed or broken, an interrupt will be issued to CPU. And if this event is happened during sleep or deep sleep, CPU will be waked up. | 0x0     |
| 2     | INT_32K_EN | R/W  | 32K XTAL absent interrupt enable register. This bit is used to control the interrupt signal output to CPU. When this bit is set to 1, if 32K crystal is removed or broken, an interrupt will be issued to CPU. And if this event is happened during sleep or deep sleep, CPU will be waked up.         | 0x0     |
| 1     | RTCCLK_SEL | R/W  | RTC Clock selection.<br>0: 32K XTAL<br>1: 32K RC   | 0x0     |
| 0     | INT_IOA_EN | R/W  | IOA0~15 interrupt enable register. This bit is used to control the interrupt signal output to CPU. User can set some of the IO pins as wake-up source during sleep or deep sleep.  | 0x0     |

## 6.5.4. PMU\_STS Register

**Table 6-7 Description of PMU\_STS Register**

| Bit   | Name      | Type | Description  | Default |
|-------|-----------|------|--|---------|
| 31:25 |           |      | Reserved.  | 0       |
| 24    | MODE      | R    | This register shows the current status of MODE pin.<br>0: Debug mode.<br>1: Normal mode.   | --      |
| 23:7  |           |      | Reserved.  | 0       |
| 6     | DPORST    | R/C  | This bit indicated if the last reset is caused by internal digital power-on reset signal, and this bit is set to 1 only when the chip power supply first time (BATRTC will be discharged also). Write 1 to clear this bit.   | 0x1     |
| 5     | PORST     | R/C  | This bit indicated if the last reset is caused by PORH reset or PORL reset. PORH reset is caused when AVCCCLDO voltage is lower than 2.08V. PORL reset is caused when DVCCCLDO voltage is lower than 1.3V. Write 1 to clear this bit.  | 0x1     |
| 4     | EXTRST    | R/C  | This bit indicated if the last interrupt is cause by external reset signal. Write 1 to clear this bit.   | 0x1     |
| 3     | EXIST_6M  | R    | 6.5536M XTAL exist status register. This bit represents 6.5536M XTAL is existed or absent. After 6.5536MHz XTAL (BIT7 of ANA_REG3 is configured as 1) is turned on, the state bit will refresh, otherwise it will remain in its previous state.<br>0: 6.5536M crystal is absent.<br>1: 6.5536M crystal is existed. | 0x0     |
| 2     | EXIST_32K | R    | 32K XTAL exist status register. This bit represents 32K XTAL is existed or absent.<br>0: 32K crystal is absent.<br>1: 32K crystal is existed.  | 0x1     |
| 1     | INT_6M    | R/C  | This bit represents the 6.5536M crystal absent interrupt status. When this bit is set to 1, it means the 6.5536M crystal is removed or broken.<br><br>When the EXIST_6M state goes from 1 to 0, the state position is 1.<br><br>Write 1 to this bit can clear this flag to 0.                                      | 0x0     |

|   |         |     |  |     |
|---|---------|-----|--|-----|
| 0 | INT_32K | R/C | This bit represents the 32K crystal absent interrupt status. When this bit is set to 1, it means the 32K crystal is removed or broken.<br><br>When the EXIST_32K state goes from 1 to 0, the state position is 1.<br><br>Write 1 to this bit can clear this flag to 0. | 0x0 |
|---|---------|-----|--|-----|

## 6.5.5. ANA\_CTRL Register

Table 6-8 Description of ANA\_CTRL Register

| Bit | Name  | Type | Description  | Default |
|-----|-------|------|--|---------|
| 26  | PDNS2 | R/W  | <p>This register is used to set the deep sleep behavior when VDDALARM is 0. (Still need to consider the PDNS setting).</p> <p>0: Can't enter deep-sleep mode when VDDALARM is 0. When VDDALARM is 1, the system can enter deep-sleep mode. The system will wake-up from deep-sleep mode automatically as long as VDDALARM became 0.</p> <p>1: Can enter deep-sleep mode no-matter which state VDDALARM is.</p>     | 0x0     |
| 6   | PDNS  | R/W  | <p>This register is used to set the deep sleep behavior when VDCINDROP is 0 (Still need to consider the PDNS setting).</p> <p>0: Can't enter deep-sleep mode when VDCINDROP is 0. When VDCINDROP is 1, the system can enter deep-sleep mode. The system will wake-up from deep-sleep mode automatically as long as VDCINDROP became 0.</p> <p>1: Can enter deep-sleep mode no-matter which state VDCINDROP is.</p> | 0x0     |

## 6.6. Reset

After exit from each mode, some of the hardware module will be reset automatically, the following table shows the detail of reset of each module.

Table 6-9 Reset of Each Module under Different Events

| Module | External<br>Reset | Power-on<br>Reset | Watch-dog<br>Reset | M0-soft<br>Reset | Exit<br>RTC only<br>mode | Wake up from |       |      |
|--------|-------------------|-------------------|--------------------|------------------|--------------------------|--------------|-------|------|
|        |                   |                   |                    |                  |                          | deep sleep   | sleep | idle |
|        |                   |                   |                    |                  |                          |              |       |      |

|                   |    |    |    |   |           |           |   |   |
|-------------------|----|----|----|---|-----------|-----------|---|---|
| Cortex-M0         | V  | V  | V  | V | V         | V         | - | - |
| System SRAM       | -  | -  | -  | - | Data lost | Data lost | - | - |
| Retention SRAM    | -  | -  | -  | - | Data lost | -         | - | - |
| PMU (IOA)         | V  | V  | V  | - | V         | -         | - | - |
| WDT               | V  | V  | V  | - | V         | -         | - | - |
| RTC               | V* | V* | V* | - | V*        | -         | - | - |
| UART 32K 0        | V  | V  | V  | - | V         | -         | - | - |
| UART 32K 1        | V  | V  | V  | - | V         | -         | - | - |
| Analog Controller | V  | V  | V  | - | V         | -         | - | - |
| LCD               | V  | V  | V  | V | V         | V         | - | - |
| GPIO (IOB~IOF)    | V  | V  | V  | V | V         | V         | - | - |
| MISC2             | V  | V  | V  | V | V         | V         | - | - |
| MISC              | V  | V  | V  | V | V         | V         | V | - |
| I2C               | V  | V  | V  | V | V         | V         | V | - |
| SPI1/SPI2         | V  | V  | V  | V | V         | V         | V | - |
| UART              | V  | V  | V  | V | V         | V         | V | - |
| ISO7816           | V  | V  | V  | V | V         | V         | V | - |
| TIMER             | V  | V  | V  | V | V         | V         | V | - |
| PWM               | V  | V  | V  | V | V         | V         | V | - |
| DMA               | V  | V  | V  | V | V         | V         | V | - |
| SRAM Controller   | V  | V  | V  | V | V         | V         | V | - |
| FLASH Controller  | V  | V  | V  | V | V         | V         | V | - |

**Note (V\*):** RTC registers without write protection can be reset under external reset or power-on reset or watch-dog reset, other registers cannot be reset under one of reset external reset or power-on reset or watch-dog reset events.

For different mode, the enable or disable of clock generated module will be controlled by hardware or software, the following tables shows the detail of clock status under each mode.

**Table 6-10 Clock Source Enable or Disable in Different Modes**

| Clock Source | Power modes        |                              |                       |                       |        |
|--------------|--------------------|------------------------------|-----------------------|-----------------------|--------|
|              | RTC only           | Deep sleep                   | Sleep                 | IDLE                  | Active |
| 6.5536M RC   | OFF                | OFF                          | OFF                   | Controlled by RCHPD   |        |
| 6.5536M XTAL | OFF                | OFF                          | OFF                   | Controlled by XOHPDN  |        |
| PLLH         | OFF                | OFF                          | OFF                   | Controlled by PLLHPDN |        |
| PLLL         | OFF                | OFF                          | OFF                   | Controlled by PLLLPDN |        |
| 32K RC       | ON                 | ON                           | ON                    |                       | ON     |
| 32K XTAL     | ON                 | ON                           | ON                    |                       | ON     |
| Clock Source | Exit RTC only mode | Wake up from different modes |                       |                       |        |
|              |                    | Deep sleep                   | Sleep                 | IDLE                  |        |
| 6.5536M RC   | ON                 | ON                           | Controlled by RCHPD   |                       |        |
| 6.5536M XTAL | OFF                | OFF                          | Controlled by XOHPDN  |                       |        |
| PLLH         | OFF                | OFF                          | Controlled by PLLHPDN |                       |        |
| PLLL         | OFF                | OFF                          | Controlled by PLLLPDN |                       |        |
| 32K RC       | ON                 | ON                           |                       | ON                    |        |
| 32K XTAL     | ON                 | ON                           |                       | ON                    |        |

## 6.6.1. External Reset

The external reset pin (EXTRSTN) can reset most of the modules inside V85XX. In order to prevent the external noise couple into this pin, a de-glitch circuit is embedded in V85XX. The following diagram shows an example of how this de-glitch circuit works. The deglitch time will increase accordingly when the RTCCLK pre-scaler is set to a non-zero value. For example, when RTCCLK pre-scaler is set to 1/4, the de-glitch time will be increased to  $91*4 = 364 \mu s$ .




Figure 6-2 External Reset De-glitch Timing

## 6.6.2. WDT Reset

WDT's reset level is the same as POR.

## 6.6.3. POR Reset

The POR module can provide chip's internal reset, should work with external reset together.

## 6.6.4. M0-soft Reset

M0-soft reset instruction can reset the most modules in V85XX, details please refer to Figure 6-2.

## 6.6.5. Wake up from sleep /deep sleep/IDLE

Any interrupt can wake up the system from IDLE, some of them can wake up the system from sleep, and some of them can wake up the system from deep sleep.

Table 6-11 Interrupt Sources

| Item      | Vector address | Inter<br>rupt<br>Nom. | Description | Enable bit of peripheral event | Flag of peripheral event | Wake-up source |       |
|-----------|----------------|-----------------------|-------------|--------------------------------|--------------------------|----------------|-------|
|           |                |                       |             |                                |                          | Deep Sleep     | Sleep |
| NMI       | 00000008h      | -14                   | NMI         |                                |                          |                |       |
| HardFault | 00000000Ch     | -13                   | HardFault   |                                |                          |                |       |
| SVCall    | 00000002Ch     | -5                    | SVCall      |                                |                          |                |       |

|         |                         |                       |                                  |   |                        |   |   |
|---------|-------------------------|-----------------------|----------------------------------|---|------------------------|---|---|
| PendSV  | 00000038h               | -2                    | PendSV                           |   |                        |   |   |
| SysTick | 0000003Ch               | -1                    | SysTick                          |   |                        |   |   |
| PMU     | 00000040h               | 0                     | IOA0~15                          | PMU_CONTROL.0<br>and<br>PMU_IOAWKUEN.<br>0~15 | PMU_IOAINTSTS<br>.0~15 | V | V |
|         |                         |                       | 32K crystal is removed or broken | PMU_CONTROL.2                                 | PMU_STS.0              | V | V |
|         |                         |                       | 6M crystal is removed or broken  | PMU_CONTROL.3                                 | PMU_STS.1              |   |   |
| RTC     | 00000044h               | 1                     | Reserved.                        | RTC_INTEN.0                                   | RTC_INTSTS.0           | V | V |
|         |                         |                       | illegal time format              | RTC_INTEN.1                                   | RTC_INTSTS.1           | V | V |
|         |                         |                       | multi-second period is reach     | RTC_INTEN.2                                   | RTC_INTSTS.2           | V | V |
|         |                         |                       | multi-minute period is reach     | RTC_INTEN.3                                   | RTC_INTSTS.3           | V | V |
|         |                         |                       | multi-hour period is reach       | RTC_INTEN.4                                   | RTC_INTSTS.4           | V | V |
|         |                         |                       | mid-night (00:00) is reach       | RTC_INTEN.5                                   | RTC_INTSTS.5           | V | V |
|         |                         |                       | 32K counter period is reach      | RTC_INTEN.6                                   | RTC_INTSTS.6           | V | V |
|         |                         |                       | auto calibration is done         | RTC_INTEN.7                                   | RTC_INTSTS.7           | V | V |
|         |                         |                       | illegal write to CE register     | RTC_INTEN.8                                   | RTC_INTSTS.8           |   |   |
| U32K0~1 | 00000048h<br>0000004Ch  | 2\3                   | Receiver data input              | U32Kx_CTRL1.0                                 | U32Kx_STS.0            | V | V |
|         |                         |                       | Receive parity error             | U32Kx_CTRL1.1                                 | U32Kx_STS.1            | V | V |
|         |                         |                       | Receive buffer overrun           | U32Kx_CTRL1.2                                 | U32Kx_STS.2            | V | V |
| I2C     | 00000050h               | 4                     | Serial Interrupt                 | I2C_CTRL2.0                                   | I2C_CTRL.3             |   |   |
| SPI1~2  | 00000054h<br>\000000ACh | 5\27                  | SPI Transmit                     | SPIx_TXSTS.14                                 | SPIx_RXSTS.15          |   |   |
|         |                         |                       | SPI Receive                      | SPIx_RXSTS.14                                 | SPIx_RXSTS.15          |   |   |
| UART0~5 | 00000058h<br>\0000006Ch | 6\7\<br>8\9\10<br>\11 | Receive                          | UARTx_CTRL.3                                  | UARTx_INTSTS.1         |   |   |
|         |                         |                       | Transmit overrun                 | UARTx_CTRL.4                                  | UARTx_INTSTS.2         |   |   |
|         |                         |                       | Receive overrun                  | UARTx_CTRL.5                                  | UARTx_INTSTS.3         |   |   |

|                |                         |                         |                       |                |                     |  |  |
|----------------|-------------------------|-------------------------|-----------------------|----------------|---------------------|--|--|
|                |                         |                         | Receive parity error  | UARTx_CTRL.7   | UARTx_INTSTS.4      |  |  |
|                |                         |                         | Transmit done         | UARTx_CTRL.8   | UARTx_INTSTS.5      |  |  |
| ISO781<br>60~1 | 00000070h<br>~00000074h | 12\1<br>3               | Receive               | ISO7816x_CFG.5 | ISO7816x_INFO.<br>5 |  |  |
|                |                         |                         | Transmit              | ISO7816x_CFG.6 | ISO7816x_INFO.<br>6 |  |  |
|                |                         |                         | Receive overrun       | ISO7816x_CFG.7 | ISO7816x_INFO.<br>7 |  |  |
| Timer0<br>~3   | 00000078h<br>~00000084h | 14\1<br>5\<br>16\1<br>7 | Timer x overflow      | TMRx_CTRL.3    | TMRx_INT.0          |  |  |
| PWM0~<br>3     | 00000088h<br>~0000094h  | 18\1<br>9\<br>20\2<br>1 | PWM timer overflow    | PWMx_CTL.1     | PWMx_CTL.0          |  |  |
|                |                         |                         | Compare 0             | PWMx_CCTL0.4   | PWMx_CCTL0.0        |  |  |
|                |                         |                         | Compare 1             | PWMx_CCTL1.4   | PWMx_CCTL1.0        |  |  |
|                |                         |                         | Compare 2             | PWMx_CCTL2.4   | PWMx_CCTL2.0        |  |  |
| DMA            | 00000098h               | 22                      | Channel 0 package end | DMA_IE.0       | DMA_STS.0           |  |  |
|                |                         |                         | Channel 1 package end | DMA_IE.1       | DMA_STS.1           |  |  |
|                |                         |                         | Channel 2 package end | DMA_IE.2       | DMA_STS.2           |  |  |
|                |                         |                         | Channel 3 package end | DMA_IE.3       | DMA_STS.3           |  |  |
|                |                         |                         | Channel 0 frame end   | DMA_IE.4       | DMA_STS.4           |  |  |
|                |                         |                         | Channel 1 frame end   | DMA_IE.5       | DMA_STS.5           |  |  |
|                |                         |                         | Channel 2 frame end   | DMA_IE.6       | DMA_STS.6           |  |  |
|                |                         |                         | Channel 3 frame end   | DMA_IE.7       | DMA_STS.7           |  |  |
|                |                         |                         | Channel 0 data abort  | DMA_IE.8       | DMA_STS.8           |  |  |
|                |                         |                         | Channel 1 data abort  | DMA_IE.9       | DMA_STS.9           |  |  |
|                |                         |                         | Channel 2 data abort  | DMA_IE.10      | DMA_STS.10          |  |  |
|                |                         |                         | Channel 3 data abort  | DMA_IE.11      | DMA_STS.11          |  |  |
| FLASH          | 0000009Ch               | 23                      | checksum error        | FLASH_CTRL.2   | FLASH_INT.0         |  |  |

|     |           |    |  |              |               |   |   |
|-----|-----------|----|--|--------------|---------------|---|---|
| ANA | 000000A0h | 24 | manual ADC conversion done   | ANA_INTEN.0  | ANA_INTSTS.0  |   |   |
|     |           |    | auto ADC conversion done   | ANA_INTEN.1  | ANA_INTSTS.1  |   |   |
|     |           |    | COMP1 rising or falling  | ANA_INTEN.2  | ANA_INTSTS.2  | V | V |
|     |           |    | COMP2 rising or falling  | ANA_INTEN.3  | ANA_INTSTS.3  | V | V |
|     |           |    | VDDALARM rising or falling   | ANA_INTEN.7  | ANA_INTSTS.7  | V | V |
|     |           |    | VDCIN rising or falling  | ANA_INTEN.8  | ANA_INTSTS.8  | V | V |
|     |           |    | AVCCLV rising or falling   | ANA_INTEN.10 | ANA_INTSTS.10 | V | V |
|     |           |    | VDCINDROP is 0 and the entry of sleep or deep-sleep modes are detected | ANA_INTEN.11 | ANA_INTSTS.11 | V | V |
|     |           |    | ANA_REGx error   | ANA_INTEN.12 | ANA_INTSTS.12 | V | V |
|     |           |    | TADC change over threshold   | ANA_INTEN.13 | ANA_INTSTS.13 | V | V |

## 6.7. Working Model

The following diagram shows the power state machine of V85XX.




Figure 6-3 Power State Flow Chart of V85XX

According to the diagram above, idle mode or sleep is controlled by CPU directly, and the programmer only needs to execute corresponded instruction (WFI or WFE) to enter these two modes. For deep sleep mode, PMU controller will handle the entry and exit of this mode and it will always return to active mode after wake-up. Corresponded wake-up source must be set before entry deep sleep mode, this part should be taken care by software programmer. The following shows the wake-up source under each mode.

**Note:** (1) It should be noted that MCU could enter sleep mode or deep sleep mode only when MODE=1. If MCU execute instruction for entry sleep mode when MODE=0, MCU will enter idle mode. Before MCU enter deep sleep mode, programmer should configure PDNS (ANA\_CTRL bit6) and PDNS2 (ANA\_CTRL bit24) firstly, or judge the state of VDCINDROP and VDDALRAM. For details, please refer to ANA\_CTRL register.

(2) Under RTCONLY mode (VDD power down, only BATRTC power supply), user should disable RTC automatic temperature compensation.

(3) When MCU wake up from sleep mode, hardware will switch the system clock to the setting before entry sleep mode. For example, the system clock is PLL before entry sleep mode, the hardware will switch the system clock to PLL when wake up from sleep mode. When MCU wake up from deep sleep mode, the hardware will switch the system clock to RCH automatically. Before entry IDLE mode and wake up from IDLE mode, the hardware does not change the system clock automatically.

(4) If user enables RTC automatic temperature compensation, user can't select RCH as system clock before entry sleep mode. If user disables RTC automatic temperature compensation, user can select RCH as system clock before entry sleep mode. System clock source control by CLKSEL (MISC2\_CTRL bit2:0).

(5) User can't select RTCCLK as system clock before entry sleep mode. System clock source control by CLKSEL (MISC2\_CTRL bit2:0).

(6) When wake up from sleep mode, PLL lock time is 1ms, and PLLH lock time is 15μs.


**Table 6-12 Wake-up Source under Each Mode**

| INT Number | Source            | Wake up from |       |      |
|------------|-------------------|--------------|-------|------|
|            |                   | deep sleep   | sleep | idle |
| Event      | -                 | -            | -     | -    |
| NMI        | SRAM Parity Error | -            | -     | V    |
| 0          | PMU (Ext Int)     | V            | V     | V    |
| 1          | RTC               | V            | V     | V    |
| 2          | UART 32K 0        | V            | V     | V    |
| 3          | UART 32K 1        | V            | V     | V    |
| 4          | I2C               | -            | -     | V    |
| 5          | SPI1              | -            | -     | V    |
| 6          | UART0             | -            | -     | V    |
| 7          | UART1             | -            | -     | V    |
| 8          | UART2             | -            | -     | V    |
| 9          | UART3             | -            | -     | V    |
| 10         | UART4             | -            | -     | V    |
| 11         | UART5             | -            | -     | V    |
| 12         | ISO78160          | -            | -     | V    |
| 13         | ISO78161          | -            | -     | V    |
| 14         | TIMER0            | -            | -     | V    |
| 15         | TIMER1            | -            | -     | V    |
| 16         | TIMER2            | -            | -     | V    |
| 17         | TIMER3            | -            | -     | V    |
| 18         | PWM0              | -            | -     | V    |
| 19         | PWM1              | -            | -     | V    |
| 20         | PWM2              | -            | -     | V    |
| 21         | PWM3              | -            | -     | V    |
| 22         | DMA               | -            | -     | V    |
| 23         | FLASH             | -            | -     | V    |
| 24         | ANA               | V            | V     | V    |

## 6.8. Application Note

### 6.8.1. External IO Wake-up


All 16 IOAs can wake-up the system from sleep or deep-sleep mode. In order to prevent some glitches on these signal to unexpected wake-up the system, a de-glitch circuit is embedded in V85XX. The following diagram shows an example of how this de-glitch circuit works. The de-glitch time will increase accordingly when the RTCCLK pre-scaler is set to a non-zero value. For example, when RTCCLK pre-scaler is set to 1/4, the de-glitch time will be increased to  $122 \times 4 = 488\mu s$ . The de-glitch time only affects the wake-up signal under sleep and deep-sleep mode.



**Figure 6-4 External Wake-up Example**


### 6.8.2. Deep-sleep Entry Procedure

The following figure shows an example of deep-sleep mode entry procedure.

**Figure 6-5 Deep-sleep Mode Entry Flow**

### 6.8.3. Sleep Entry Procedure

The following figure shows an example of sleep mode entry procedure.



[1]:It should be noted that MCU could enter sleep mode only when MODE=1. If MCU executes instruction for entry sleep mode when MODE=0, MCU will entry IDLE mode.

[2]:When MCU is waken up from deep-sleep mode, some peripheral will be reset including UART , SPI , I2C and so on, but LCD , GPIO , ANA and so on will not be reset, please refer to table 6-9 for details.

When MCU is waken up from sleep mode, hardware will switch the system clock to the state of entry sleep mode. For example, the system clock is PLL before entering sleep mode, the hardware will switch the system clock to PLL when waking up from sleep mode.

The state of clock source in different modes , please refer to table 6-10 for details.

When MCU is waken up from deep-sleep mode, the hard will open watch dog automatically.


Note: (1)If user enables RTC automatic temperature compensation, user should not select RCH as system clock before entering sleep mode. If user does not enable RTC automatic temperature compensation, user can select RCH as system clock before entering sleep mode. System clock source is controlled by CLKSEL(MISC2\_CTRL bit2:0).

(2)User should not select RTCCLK as system clock before entering sleep mode. System clock source is controlled by CLKSEL(MISC2\_CTRL bit2:0).

**Figure 6-6 Sleep Mode Entry Flow**

## 6.8.4. IDLE Entry Procedure

The following figure shows an example of idle mode entry procedure.

**Figure 6-7 IDLE Mode Entry Flow**

# 7. Clock Controller

## 7.1. Introduction

The settings in clock controller will be reset after wake-up from deep-sleep mode or system reset, programmer should restore the setting manually after wake-up from deep-sleep mode.

In the V85XX, there are four clock sources:

- The 32K RC oscillator circuit, to generate a 32.768K RC clock (32K RC). This circuit is running always. 32k RC can trimming from RCLTRIM [4:0] (ANA\_REGB).
- The 32K crystal oscillator circuit, to generate a 32.768K XTAL clock (32K XTAL). This circuit is monitored by the 32K XTAL monitoring circuit that is sourced by 32K RC clock. When this oscillator circuit stops running, 32K RC clock will replace 32K XTAL, and the monitoring circuit will stimulate the crystal oscillator circuit until it runs again.
- The 6M RC oscillator circuit, to generate a 6.5536M RC clock (6M RC). This circuit can stop running by user register control. This circuit starts running from chip reset.
- The 6M XTAL oscillator circuit, to generate a 6.5536M XTAL clock (6M XTAL). This circuit can stop running by user register control.

In the V85XX, there are three clock domains:

- HCLK is generated by one of the 6.5536M XTAL\6.5536M RC\32.768K XTAL\32.768K RC or multiply of them. HCLK provides clock pulses for the CPU\FLASH\SRAM\DMA\GPIO\LCD\CRYPT.
- PCLK is divided from HCLK. PCLK provides clock pulses for the slow peripheral.
- RTCCLK provides clock pulses for the RTC\ WDT\ UART32K\LCD.


For different mode, the enable or disable of clock generated module will be controlled by hardware or software, the following tables shows the detail of clock status under each mode.

**Table 7-1 Clock Source Enable or Disable in Different Modes**

| Clock Source | Power modes |            |       |                       |        |
|--------------|-------------|------------|-------|-----------------------|--------|
|              | RTC only    | Deep sleep | Sleep | IDLE                  | Active |
| 6.5536M RC   | OFF         | OFF        | OFF   | Controlled by RCHPDN  |        |
| 6.5536M XTAL | OFF         | OFF        | OFF   | Controlled by XOHPDN  |        |
| PLLH         | OFF         | OFF        | OFF   | Controlled by PLLHPDN |        |
| PLLL         | OFF         | OFF        | OFF   | Controlled by PLLLPDN |        |
| 32K RC       | ON          | ON         | ON    |                       | ON     |
| 32K XTAL     | ON          | ON         | ON    |                       | ON     |

| Clock Source | Exit RTC only mode | Wake up from different modes |       |                       |
|--------------|--------------------|------------------------------|-------|-----------------------|
|              |                    | Deep sleep                   | Sleep | IDLE                  |
| 6.5536M RC   | ON                 | ON                           |       | Controlled by RCHPDN  |
| 6.5536M XTAL | OFF                | OFF                          |       | Controlled by XOHPDN  |
| PLLH         | OFF                | OFF                          |       | Controlled by PLLHPDN |
| PLL          | OFF                | OFF                          |       | Controlled by PLLLPDN |
| 32K RC       | ON                 | ON                           |       | ON                    |
| 32K XTAL     | ON                 | ON                           |       | ON                    |

## 7.2. Block Diagram



→ Clock line.

→ Oscillator circuit detect signal line. 6M XTAL detector and 32K XTAL detector is sourced by 32K RC clock. When this oscillator circuit stops running, 6M RC clock will replace 6M XTAL clock, 32K RC clock will replace 32K XTAL clock, and the monitoring circuit will stimulate the crystal oscillator circuit until it runs again.

Figure 7-1 V85XX Clock Block Diagram

## 7.3. Register Location

**Table 7-2 Register Location of ANA Controller for CLOCK (ANA Base: 0x40014200)**

| Name       | Type | Address | Description                | Default    |
|------------|------|---------|----------------------------|------------|
| ANA_REG2   | R/W  | 0x0008  | Analog control register 2  | 0x00       |
| ANA_REG3   | R/W  | 0x000C  | Analog control register 3  | 0x00       |
| ANA_REG9   | R/W  | 0x0024  | Analog control register 9  | 0x00       |
| ANA_REGB   | R/W  | 0x002C  | Analog control register 11 | From FLASH |
| ANA_REGC   | R/W  | 0x0030  | Analog control register 12 | From FLASH |
| ANA_CMPOUT | R    | 0x0054  | Comparator result register | 0x0030     |

**Table 7-3 Register Location of the PMU Controller (PMU Base: 0x40014000)**

| Name        | Type | Address | Description          | Default    |
|-------------|------|---------|----------------------|------------|
| PMU_CONTROL | R/W  | 0x0008  | PMU control register | 0x0000     |
| PMU_STS     | R/C  | 0x000C  | PMU Status register  | 0x00000074 |

**Table 7-4 Register Location of MISC2 Controller (MISC2 Base: 0x40013E00)**

| Name          | Type | Address | Description                        | Default    |
|---------------|------|---------|------------------------------------|------------|
| MISC2_CLKSEL  | R/W  | 0x0004  | Clock selection register           | 0x0        |
| MISC2_CLKDIVH | R/W  | 0x0008  | AHB clock divider control register | 0x00       |
| MISC2_CLKDIVP | R/W  | 0x000C  | APB clock divider control register | 0x01       |
| MISC2_HCLKEN  | R/W  | 0x0010  | AHB clock enable control register  | 0x1FF      |
| MISC2_PCLKEN  | R/W  | 0x0014  | APB clock enable control register  | 0xFFFFFFFF |

## 7.4. Feature

--Clock control of each sub-module

--Clock divider of AHBCLK and APBCLK.

## 7.5. Register Definition

### 7.5.1. ANA\_REG2 Register

**Table 7-5 Description of ANA\_REG2**

| Bit | Name  | Function                                  | Notes                                  |
|-----|-------|---|--|
| 7   | XOLPD | 32K crystal pad (XOL) power down control. | 0: XOL power on.<br>1: XOL power down. |

### 7.5.2. ANA\_REG3 Register

**Table 7-6 Description of ANA\_REG3**

| Bit | Name    | Function  | Notes                                    |
|-----|---------|---|--|
| 3   | BGPPD*  | BGP power down control signal.                      | 0: Power-up BGP.<br>1: Power-down BGP.   |
| 4   | RCHPD   | RCH (6.5536M RC) power down control signal.         | 0: Power-up RCH.<br>1: Power-down RCH.   |
| 5   | PLLLPDN | PLL (32768Hz input PLL) power up control signal.    | 0: Power-down PLL.<br>1: Power-up PLL.   |
| 6   | PLLHPDN | PLLH (6.5536MHz input PLL) power up control signal. | 0: Power-down PLLH.<br>1: Power-up PLLH. |
| 7   | XOHPDN  | 6.5536M crystal power up control signal.            | 0: Power-down XOH.<br>1: Power-up XOH.   |

**Note\*:** RCH and PLL and ADC are related to BGP, must power-up BGP before power-up RCH or PLL or ADC. User can power down BGP by set BGPPD to 1 when BGP was not used in program. User could not power down BGP by set BGPPD to 1 when BGP was used in program, because the system has a protection function to ensure reliability. User can power down BGP in sleep mode and deep-sleep mode whether BGP is used or not.

### 7.5.3. ANA\_REG4 Register

**Table 7-7 Description of ANA\_REG2**

| Bit | Name | Function  | Notes                         |
|-----|------|-----------|-------------------------------|
| 7:0 |      | Reserved. | Default: 0x00, must be set to |

0x01 by user.

## 7.5.4. ANA\_REG9 Register

**Table 7-8 Description of ANA\_REG9**

| Bit | Name         | Function  | Notes  |
|-----|--------------|---|--|
| 2:0 | PLLSEL[2:0]  | Frequency selection of PLLL.  | 000: 26.2144MHz<br>001: 13.1072MHz<br>010: 6.5536MHz<br>011: 3.2768MHz<br>100: 1.6384MHz<br>101: 0.8192MHz<br>110: 0.4096MHz<br>111: 0.2048MHz   |
| 6:3 | PLLHSEL[3:0] | Frequency selection of PLLH.<br>The PLLH's frequency is the multiply of external XOH or internal RCH. | 1000~1011: Reserved.<br>1100: 2 x Input clock<br>1101: 2.5 x Input clock<br>1110: 3 x Input clock<br>1111: 3.5 x Input clock<br>0000: 4 x Input clock<br>0001: 4.5 x Input clock<br>0010: 5 x Input clock<br>0011: 5.5 x Input clock<br>0100: 6 x Input clock<br>0101: 6.5 x Input clock<br>0110: 7 x Input clock<br>0111: 7.5 x Input clock |

## 7.5.5. ANA\_REGB Register

**Table 7-9 Description of ANA\_REGB**

| Bit | Name         | Function              | Notes                     |
|-----|--------------|-----------------------|---------------------------|
| 4:0 | RCLTRIM[4:0] | Trimming of 32kHz RC. | 00000~01111: increased by |

|   |  |  |   |
|---|--|--|---|
|   |  |  | 4% for each step;<br>10000~11111: decreased by<br>4% for each step; |
| <b>Note:</b> Users must not modify the configuration of ANA_REGx(x=B~E), it can be loaded from FLASH automatically. |  |  |   |

## 7.5.6. ANA\_REGC Register

**Table 7-10 Description of ANA\_REGC**

| Bit   | Name         | Function                 | Notes  |
|---|--------------|--------------------------|--|
| 5:0   | RCHTRIM[5:0] | Trimming of 6.5536MHz RC | 000000~011111: increased by 1.25% for each step;<br>100000~111111: decreased by 1.25% for each step; |
| <b>Note:</b> Users must not modify the configuration of ANA_REGx(x=B~E), it can be loaded from FLASH automatically. |              |                          |  |

## 7.5.7. ANA\_CMPOUT Register

**Table 7-11 Description of ANA\_CMPOUT Register**

| Bit | Name  | Type | Description  | Default |
|-----|-------|------|--|---------|
| 1   | LOCKL | R    | PLL lock status. It takes about 1ms until PLL locked.<br>0: PLL is not lock.<br>1: PLL is lock.      | 0x0     |
| 0   | LOCKH | R    | PLLH lock status. It takes about 15μs until PLLH locked.<br>0: PLLH is not lock.<br>1: PLLH is lock. | 0x0     |

## 7.5.8. PMU\_CONTROL Register

**Table 7-12 Description of PMU\_CONTROL Register**

| Bit | Name   | Type | Description                          | Default |
|-----|--------|------|--------------------------------------|---------|
| 5   | PLLSEL | R/W  | Low speed PLL input clock selection. | 0x0     |

|   |            |     |  |     |
|---|------------|-----|--|-----|
|   |            |     | 0: 32KXTAL<br>1: 32K RC  |     |
| 4 | PLLH_SEL   | R/W | High speed PLL input clock selection.<br>0: 6.5MHz RC<br>1: 6.5536MHz XTAL   | 0x0 |
| 3 | INT_6M_EN  | R/W | 6.5536M XTAL absent interrupt enable register. This bit is used to control the interrupt signal output to CPU. When this bit is set to 1, if 6.5536M crystal is removed or broken, an interrupt will be issued to CPU.   | 0x0 |
| 2 | INT_32K_EN | R/W | 32K XTAL absent interrupt enable register. This bit is used to control the interrupt signal output to CPU. When this bit is set to 1, if 32K crystal is removed or broken, an interrupt will be issued to CPU. And if this event is happened during sleep, CPU will be waked up. | 0x0 |
| 1 | RTCCLK_SEL | R/W | RTC Clock selection.<br>0: 32K XTAL<br>1: 32K RC   | 0x0 |

### 7.5.9. PMU\_STS Register

Table 7-13 Description of PMU\_STS Register

| Bit | Name      | Type | Description  | Default |
|-----|-----------|------|--|---------|
| 3   | EXIST_6M  | R    | 6.5536M XTAL exist status register. This bit represents 6.5536M XTAL is existed or absent. After 6.5536MHz XTAL (BIT7 of ANA_REG3 is configured as 1) is turned on, the state bit will refresh, otherwise it will remain in its previous state.<br><br>0: 6.5536M crystal is absent.<br>1: 6.5536M crystal is existed. | 0x0     |
| 2   | EXIST_32K | R    | 32K XTAL exist status register. This bit represents 32K XTAL is existed or absent.<br><br>0: 32K crystal is absent.<br>1: 32K crystal is existed.  | 0x1     |
| 1   | INT_6M    | R/C  | This bit represents the 6.5536M crystal absent interrupt status. When this bit is set to 1, it means the 6.5536M crystal is removed or broken.   | 0x0     |

|   |         |     |  |     |
|---|---------|-----|--|-----|
|   |         |     | When the EXIST_6M state goes from 1 to 0, the state position is 1.<br><br>Write 1 to this bit can clear this flag to 0.  |     |
| 0 | INT_32K | R/C | This bit represents the 32K crystal absent interrupt status. When this bit is set to 1, it means the 32K crystal is removed or broken.<br><br>When the EXIST_32K state goes from 1 to 0, the state position is 1.<br><br>Write 1 to this bit can clear this flag to 0. | 0x0 |

## 7.5.10. MISC2\_CLKSEL Register

**Table 7-14 Description of MISC2\_CLKSEL Register**

| Bit  | Name   | Type | Description  | Default |
|------|--------|------|--|---------|
| 31:3 |        |      | Reserved.  | 0       |
| 2:0  | CLKSEL | R/W  | This register is used to control AHB clock source.<br>0: RCH (6.5MHz RC)<br>1: XOH (6.5536MHz XTAH).<br>2: PLLH.<br>3: RTCCLK (controlled by RTCCLK_SEL in PMU_CONTROL register).<br>4: PLLL.<br><br>Before clock select to one of the clock source, programmer should enable the corresponded module first by setting PMU_CONTROL register. | 0x0     |

## 7.5.11. MISC2\_CLKDIVH Register

**Table 7-15 Description of MISC2\_CLKDIVH Register**

| Bit  | Name    | Type | Description  | Default |
|------|---------|------|--|---------|
| 31:8 |         |      | Reserved.  | 0       |
| 7:0  | CLKDIVH | R/W  | This register is used to control AHB clock divider.<br>0: Clock source divide by 1<br>1: Clock source divide by 2.<br>2: Clock source divide by 3. | 0x00    |

|  |  |  |      |                                  |  |
|--|--|--|------|----------------------------------|--|
|  |  |  | .... | 255: Clock source divide by 256. |  |
|--|--|--|------|----------------------------------|--|

## 7.5.12. MISC2\_CLKDIVP Register

Table 7-16 Description of MISC2\_CLKDIVP Register

| Bit  | Name    | Type | Description   | Default |
|------|---------|------|---|---------|
| 31:8 |         |      | Reserved.   | 0       |
| 7:0  | CLKDIVP | R/W  | This register is used to control APB clock divider.<br>0: AHB clock divide by 1.<br>1: AHB clock divide by 2.<br>2: AHB clock divide by 3.<br>....<br>255: AHB clock divide by 256. | 0x01    |

## 7.5.13. MISC2\_HCLKEN Register

Table 7-17 Description of MISC2\_HCLKEN Register

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:9 |        |      | Reserved.   | 0       |
| 8:0  | HCLKEN | R/W  | This register is used to control clock enable of each AHB module. The corresponded module can be turned-off only when its function is not been used. Refer to Table 7-18 for detail about each module.<br>0: Disable.<br>1: Enable. | 0x1FF   |

Table 7-18 HCLK clock enable of each module

| Bit | Module               | Note                                     |
|-----|----------------------|--|
| 0   | --                   |  |
| 1   | Arbiter & Bus Matrix | Shouldn't off when CPU or DMA is active. |
| 2   | FLASH Controller     | Shouldn't off.                           |
| 3   | SRAM Controller      | Shouldn't off.                           |

|   |                  |  |
|---|------------------|--|
| 4 | DMA Controller   |  |
| 5 | GPIO Controller  |  |
| 6 | LCD Controller   |  |
| 7 | --               |  |
| 8 | CRYPT Controller |  |

## 7.5.14. MISC2\_PCLKEN Register

**Table 7-19 Description of MISC2\_PCLKEN Register**

| Bit  | Name   | Type | Description   | Default    |
|------|--------|------|---|------------|
| 31:0 | PCLKEN | R/W  | This register is used to control clock enable of each APB module. The corresponded module can be turned-off only when its function is not been used. Refer to Table 7-20 for detail about each module.<br><br>0: Disable.<br><br>1: Enable. | 0xFFFFFFFF |

**Table 7-20 PCLK Clock Enable of Each Module**

| Bit | Module         | Note           |
|-----|----------------|----------------|
| 0   | AHB2APB Bridge | Shouldn't off. |
| 1   | DMA Controller |                |
| 2   | I2C            |                |
| 3   | SPI1           |                |
| 4   | UART0          |                |
| 5   | UART1          |                |
| 6   | UART2          |                |
| 7   | UART3          |                |
| 8   | UART4          |                |
| 9   | UART5          |                |
| 10  | ISO78160       |                |
| 11  | ISO78161       |                |
| 12  | Timer          |                |
| 13  | MISC           |                |

|       |           |  |
|-------|-----------|--|
| 14    | MISC2     |  |
| 15    | PMU       |  |
| 16    | RTC       |  |
| 17    | ANA       |  |
| 18    | U32K 0    |  |
| 19    | U32K 1    |  |
| 20    | Reserved. |  |
| 21    | SPI2.     |  |
| 31:22 | Reserved. |  |

# 8. Analog Controller

## 8.1. Introduction

The Analog controller is used to control the analog function of V85XX. All the analog related control like ADC, comparator and other analog flag detection are controlled by this module. The analog controller is placed in always-on domain, so all the analog setting will be kept under deep-sleep mode.

## 8.2. Feature

- Interrupt/wake-up signal generated for analog detect flag.
- Comparator interrupt generation.
- Comparator counter.
- ADC manual and auto sample mode.
- ADC interrupt generation.

## 8.3. Block Diagram




Figure 8-1 Functional Block Diagram of Analog Controller

## 8.4. Register Location

Table 8-1 Register Location of ANA Controller (ANA Base: 0x40014200)

| Name         | Type | Address | Description                      | Default    |
|--------------|------|---------|----------------------------------|------------|
| ANA_REG0     | R/W  | 0x0000  | Analog register 0                | 0x00       |
| ANA_REG1     | R/W  | 0x0004  | Analog register 1                | 0x00       |
| ANA_REG2     | R/W  | 0x0008  | Analog register 2                | 0x00       |
| ANA_REG3     | R/W  | 0x000C  | Analog register 3                | 0x00       |
| ANA_REG4     | R/W  | 0x0010  | Analog register 4                | 0x00       |
| ANA_REG5     | R/W  | 0x0014  | Analog register 5                | 0x00       |
| ANA_REG6     | R/W  | 0x0018  | Analog register 6                | 0x00       |
| ANA_REG7     | R/W  | 0x001C  | Analog register 7                | 0x00       |
| ANA_REG8     | R/W  | 0x0020  | Analog register 8                | 0x00       |
| ANA_REG9     | R/W  | 0x0024  | Analog register 9                | 0x00       |
| ANA_REGA     | R/W  | 0x0028  | Analog register 10               | 0x00       |
| ANA_REGB     | R/W  | 0x002C  | Analog register 11               | From FLASH |
| ANA_REGC     | R/W  | 0x0030  | Analog register 12               | From FLASH |
| ANA_REGD     | R/W  | 0x0034  | Analog register 13               | From FLASH |
| ANA_REGE     | R/W  | 0x0038  | Analog register 14               | From FLASH |
| ANA_REGF     | R/W  | 0x003C  | Analog register 15               | 0x00       |
| ANA_CTRL     | R/W  | 0x0050  | Analog control register          | 0x00000000 |
| ANA_CMPOUT   | R    | 0x0054  | Comparator result register       | 0x0030     |
| ANA_INTSTS   | R/C  | 0x0060  | Analog interrupt status register | 0x0000     |
| ANA_INTEN    | R/W  | 0x0064  | Analog interrupt enable register | 0x0000     |
| ANA_ADCCTRL  | R/W  | 0x0068  | ADC control register             | 0x00000000 |
| ANA_ADCDATA0 | R    | 0x0070  | ADC channel 0 data register      | --         |
| ANA_ADCDATA1 | R    | 0x0074  | ADC channel 1 data register      | --         |
| ANA_ADCDATA2 | R    | 0x0078  | ADC channel 2 data register      | --         |
| ANA_ADCDATA3 | R    | 0x007C  | ADC channel 3 data register      | --         |
| ANA_ADCDATA4 | R    | 0x0080  | ADC channel 4 data register      | --         |
| ANA_ADCDATA5 | R    | 0x0084  | ADC channel 5 data register      | --         |
| ANA_ADCDATA6 | R    | 0x0088  | ADC channel 6 data register      | --         |
| ANA_ADCDATA7 | R    | 0x008C  | ADC channel 7 data register      | --         |
| ANA_ADCDATA8 | R    | 0x0090  | ADC channel 8 data register      | --         |

|              |     |        |                               |  |  |  |  |            |
|--------------|-----|--------|-------------------------------|--|--|--|--|------------|
| ANA_ADCDATA9 | R   | 0x0094 | ADC channel 9 data register   |  |  |  |  | --         |
| ANA_ADCDATAA | R   | 0x0098 | ADC channel 10 data register  |  |  |  |  | --         |
| ANA_ADCDATAB | R   | 0x009C | ADC channel 11 data register  |  |  |  |  | --         |
| ANA_CMPCNT1  | R/C | 0x00B0 | Comparator 1 counter          |  |  |  |  | 0x00000000 |
| ANA_CMPCNT2  | R/C | 0x00B4 | Comparator 2 counter          |  |  |  |  | 0x00000000 |
| ANA_MISC     | R/W | 0x00B8 | Analog misc. control register |  |  |  |  | 0x00       |

## 8.5. Register Definition

### 8.5.1. ANA\_REGx Register

Table 8-2 Description of ANA\_REGx

|          | Bit             |                |                 |                 |               |               |          |        |  | <b>Address</b> |
|----------|-----------------|----------------|-----------------|-----------------|---------------|---------------|----------|--------|--|----------------|
|          | 7               | 6              | 5               | 4               | 3             | 2             | 1        | 0      |  |                |
| ANA_REG0 | -               | -              | -               | -               | -             | -             | -        | -      |  | 0x0000         |
| ANA_REG1 | -               | -              | GDE4            | RESDIV          | -             | -             | -        | -      |  | 0x0004         |
| ANA_REG2 | -               | -              | REFSEL_CM<br>P2 | REFSEL_CM<br>P1 | CMP2_SEL[1:0] | CMP1_SEL[1:0] | -        | -      |  | 0x0008         |
| ANA_REG3 | XOHPDN          | PLLHPDN        | PLLLPDN         | RCHPD           | BGPPD         | CMP2PDN       | CMP1PDN  | ADCPDN |  | 0x000C         |
| ANA_REG4 | -               | -              | -               | -               | -             | -             | -        | -      |  | 0x0010         |
| ANA_REG5 | -               | PD_AVCCDET     | -               | -               | IT_CMP2[1:0]  | IT_CMP1[1:0]  | -        | -      |  | 0x0014         |
| ANA_REG6 | BATRTCDIS<br>C  | -              | -               | VLCD[3:0]       | -             | -             | LCD_BMOD | -      |  | 0x0018         |
| ANA_REG7 | -               | -              | -               | -               | -             | -             | -        | -      |  | 0x001C         |
| ANA_REG8 | PD_AVCCLD<br>O  | VDDPVDSel[2:0] |                 |                 | -             | -             | -        | -      |  | 0x0020         |
| ANA_REG9 | PD_VDDDET       | PLLHSEL[3:0]   |                 |                 |               | PLLSEL[2:0]   |          |        |  | 0x0024         |
| ANA_REGA | PD_VDCIND<br>ET | -              | -               | -               | -             | -             | -        | -      |  | 0x0028         |
| ANA_REGB | -               | -              | -               | RCLTRIM[4:0]    |               |               |          |        |  | 0x002C         |
| ANA_REGC | -               | -              | RCHTRIM[5:0]    |                 |               |               |          |        |  | 0x0030         |

|          |                 |                 |                 |         |         |              |   |        |
|----------|-----------------|-----------------|-----------------|---------|---------|--------------|---|--------|
| ANA_REGD | -               |                 |                 |         |         |              |   | 0x0034 |
| ANA_REGE | -               |                 |                 |         |         |              |   | 0x0038 |
| ANA_REGF | ADTREF3_S<br>EL | ADTREF2_S<br>EL | ADTREF1<br>_SEL | SEL_ADT | PDN_ADT | AVCCO<br>_EN | - | 0x003C |

## 8.5.2. ANA\_REG0 Register

Table 8-3 Description of each bit in ANA\_REG0

| Bit | Name      | Function  | Notes |
|-----|-----------|-----------|-------|
| 7:0 | REG0_RSVD | Reserved. | 0     |

## 8.5.3. ANA\_REG1 Register

Table 8-4 Description of each bit in ANA\_REG1

| Bit | Name   | Function  | Notes   |
|-----|--------|---|---|
| 3:0 |        | Reserved.   | 0   |
| 4   | RESDIV | Enable resistor division for M ADC's input signal | 0: Disable<br>1: Enable 1/4 resistor division |
| 5   | GDE4   | Enable cap division for M ADC's input signal      | 0: Disable<br>1: Enable 1/4 cap division      |
| 7:6 |        | Reserved.   | 0   |

## 8.5.4. ANA\_REG2 Register

Table 8-5 Description of each bit in ANA\_REG2

| Bit | Name          | Function                                | Notes  |
|-----|---------------|---|--|
| 1:0 | CMP1_SEL[1:0] | Signal source selection of comparator A | 00: CMP1_P to REF<br>01: CMP1_N to REF<br>1*: CMP1_P to CMP1_N |
| 3:2 | CMP2_SEL[1:0] | Signal source selection of comparator B | 00: CMP2_P to REF<br>01: CMP2_N to REF<br>1*: CMP2_P to CMP2_N |
| 4   | REFSEL_CMP1   | REF selection of CMP1                   | 0: VREF  |

|      |             |                       |                       |
|------|-------------|-----------------------|-----------------------|
|      |             |                       | 1: BGPREF.            |
| 5    | REFSEL_CMP2 | REF selection of CMP2 | 0: VREF<br>1: BGPREF. |
| 7: 6 |             | Reserved.             | 0                     |

## 8.5.5. ANA\_REG3 Register

**Table 8-6 Description of each bit in ANA\_REG3**

| Bit | Name    | Function  | Notes                                  |
|-----|---------|---|--|
| 0   | ADCPDN  | ADC power up control signal.<br>ADC automatic conversion should be disabled before ADC is powered down. | 0: Power-down ADC<br>1: Power-up ADC   |
| 1   | CMP1PDN | CMP1 power up control signal  | 0: Power-down CMP1<br>1: Power-up CMP1 |
| 2   | CMP2PDN | CMP2 power up control signal  | 0: Power-down CMP2<br>1: Power-up CMP2 |
| 3   | BGPPD*  | BGP power down control signal.  | 0: Power-up BGP<br>1: Power-down BGP   |
| 4   | RCHPD   | RCH (6.5536M RC) power down control signal  | 0: Power-up RCH<br>1: Power-down RCH   |
| 5   | PLLLPDN | PLL (32768Hz input PLL) power up control signal.  | 0: Power-down PLL<br>1: Power-up PLL   |
| 6   | PLLHPDN | PLLH (6.5536MHz input PLL) power up control signal.   | 0: Power-down PLLH<br>1: Power-up PLLH |
| 7   | XOHPDN  | 6.5536M crystal power up control signal.  | 0: Power-down XOH<br>1: Power-up XOH   |

**Note\*:** RCH and PLL and ADC are related to BGP, must power-up BGP before power-up RCH or PLL or ADC. User can power down BGP by set BGPPD to 1 when BGP was not used in program. User could not power down BGP by set BGPPD to 1 when BGP was used in program, because the system has a protection function to ensure reliability. User can power down BGP in sleep mode and deep-sleep mode whether BGP is used or not.

## 8.5.6. ANA\_REG4 Register

**Table 8-7 Description of each bit in ANA\_REG4**

| Bit | Name | Function  | Notes                                       |
|-----|------|-----------|---|
| 7:0 |      | Reserved. | Default: 0x00, must be set to 0x01 by user. |

## 8.5.7. ANA\_REG5 Register

**Table 8-8 Description of each bit in ANA\_REG5**

| Bit | Name         | Function                              | Notes  |
|-----|--------------|---------------------------------------|--|
| 1:0 | IT_CMP1[1:0] | Bias current selection of CMP1        | 00: 20nA;<br>01: 100nA;<br>1*: 500nA;                    |
| 3:2 | IT_CMP2[1:0] | Bias current selection of CMP2        | 00: 20nA;<br>01: 100nA;<br>1*: 500nA;                    |
| 5:4 |              | Reserved.                             | 0  |
| 6   | PD_AVCCDET   | Power down AVCC low voltage detector. | 0: Power-up AVCC LV detector.<br>1: Power-down detector. |
| 7   |              | Reserved.                             | 0  |

## 8.5.8. ANA\_REG6 Register

**Table 8-9 Description of each bit in ANA\_REG6**

| Bit | Name      | Function                | Notes  |
|-----|-----------|-------------------------|--|
| 0   | LCD_BMODE | LCD BIAS mode selection | 0: 1/3 bias;<br>1: 1/4 bias.   |
| 4:1 | VLCD[3:0] | LCD driving voltage     | VLCD=0: default<br>VLCD=0~5: adjust range =+60mV*VLCD<br>VLCD=6~15: adjust range =-60mV*(VLCD-5) |
| 6:5 |           | Reserved.               | 0  |

|   |            |   |   |
|---|------------|---|---|
| 7 | BATRTCDISC | Discharge the BATRTC battery.<br>Discharge resistance is 1.7k,<br>and the discharge current is<br>$V_{batrtc} / 1.7k$ . | 1: enable 1.7k resistor from<br>BATRTC to GND |
|---|------------|---|---|

## 8.5.9. ANA\_REG7 Register

Table 8-10 Description of each bit in ANA\_REG7

| Bit | Name | Function  | Notes                               |
|-----|------|-----------|-------------------------------------|
| 7:0 |      | Reserved. | Default: 0x00, must be set to 0x00. |

## 8.5.10. ANA\_REG8 Register

Table 8-11 Description of each bit in ANA\_REG8

| Bit  | Name           | Function  | Notes   |
|------|----------------|---|---|
| 3: 0 |                | Reserved.   | 0   |
| 6:4  | VDDPVDSel[2:0] | Voltage selection of VDD power detector, the setting in this register will affect the status of VDDALARM. | 000: 4.5V<br>001: 4.2V<br>010: 3.9V<br>011: 3.6V<br>100: 3.2V<br>101: 2.9V<br>110: 2.6V<br>111: 2.3V  |
| 7    | PD_AVCCLDO     | AVCCLDO control register, and control power-down or power-up of LDO.                                      | 0: Power up LDO, Voltage of AVCC pin is 3.3V.<br>1: Power down LDO, AVCC connect to VDD through a switch, and the switch resistor refer to table 1-4.<br>AVCCLDO can be power down only when power supply less than 3.6V. |

## 8.5.11. ANA\_REG9 Register

**Table 8-12 Description of each bit in ANA\_REG9**

| Bit | Name         | Function  | Notes  |
|-----|--------------|---|--|
| 2:0 | PLLSEL[2:0]  | Frequency selection of PLL  | 000: 26.2144MHz<br>001: 13.1072MHz<br>010: 6.5536MHz<br>011: 3.2768MHz<br>100: 1.6384MHz<br>101: 0.8192MHz<br>110: 0.4096MHz<br>111: 0.2048MHz   |
| 6:3 | PLLHSEL[3:0] | Frequency selection of PLLH.<br>The PLLH's frequency is the multiply of external XOH or internal RCH. | 1000~1011: Reserved.<br>1100: 2 x Input clock<br>1101: 2.5 x Input clock<br>1110: 3 x Input clock<br>1111: 3.5 x Input clock<br>0000: 4 x Input clock<br>0001: 4.5 x Input clock<br>0010: 5 x Input clock<br>0011: 5.5 x Input clock<br>0100: 6 x Input clock<br>0101: 6.5 x Input clock<br>0110: 7 x Input clock<br>0111: 7.5 x Input clock |
| 7   | PD_VDDDET    | Power down VDD input VDDALARM detector. This module powered by VDD.                                   | 0: Power up.<br>1: Power down.   |

## 8.5.12. ANA\_REGA Register

**Table 8-13 Description of each bit in ANA\_REGA**

| Bit | Name        | Function          | Notes                              |
|-----|-------------|-------------------|------------------------------------|
| 6:0 |             | Reserved.         | Default: 0x00, must be set to 0xA. |
| 7   | PD_VDCINDET | PD VDCIN detector | 0: Power up<br>1: Power down       |

### 8.5.13. ANA\_REGB Register

Table 8-14 Description of each bit in ANA\_REGB

| Bit | Name          | Function   | Notes  |
|-----|---------------|--|--|
| 4:0 | RCLTRIM[4:0]  | Trimming of 32kHz RC.  | 00000~01111: increased by 4% for each step;<br>10000~11111: decreased by 4% for each step;           |
| 7:5 | VREFTRIM[2:0] | Trimming of VREF, which will affect DVCC/AVCC's output by same ratio | 011: +9%;<br>010: +6%;<br>001: +3%;<br>000: 0%;<br>100: -3%;<br>101: -6%;<br>110: -9%;<br>111: -12%; |

**Note:** Users must not modify the configuration of ANA\_REGx(x=B~E), it can be loaded from FLASH automatically.

### 8.5.14. ANA\_REGC Register

Table 8-15 Description of each bit in ANA\_REGC

| Bit | Name         | Function                 | Notes  |
|-----|--------------|--------------------------|--|
| 5:0 | RCHTRIM[5:0] | Trimming of 6.5536MHz RC | 000000~011111:increased by 1.25% for each step;<br>100000~111111:decreased by 1.25% for each step; |
| 7:6 |              | Reserved.                | 0  |

**Note:** Users must not modify the configuration of ANA\_REGx(x=B~E), it can be loaded from FLASH automatically.

### 8.5.15. ANA\_REGD Register

**Table 8-16 Description of each bit in ANA\_REGD**

| Bit | Name      | Function  | Notes |
|-----|-----------|-----------|-------|
| 7:0 | REGD_RSVD | Reserved. | 0     |

**Note:** Users must not modify the configuration of ANA\_REGx(x=B~E), it can be loaded from FLASH automatically.

### 8.5.16. ANA\_REGE Register

**Table 8-17 Description of each bit in ANA\_REGE**

| Bit | Name      | Function  | Notes |
|-----|-----------|-----------|-------|
| 7:0 | REGE_RSVD | Reserved. | 0     |

**Note:** Users must not modify the configuration of ANA\_REGx(x=B~E), it can be loaded from FLASH automatically.

### 8.5.17. ANA\_REGF Register

**Table 8-18 Description of each bit in ANA\_REGF**

| Bit | Name        | Function                                  | Notes   |
|-----|-------------|---|---|
| 1:0 |             | Reserved.                                 | 0   |
| 2   | AVCCO_EN    | Enable AVCC_OUT pin to output AVCC level. | 0: High resistance.<br>1: AVCC_OUT pin output AVCC level, and it can be used to drive small power module. |
| 3   | PDN_ADT     | Power up Tiny ADC                         | 0: Power down.<br>1: Power up   |
| 4   | SEL_ADT     | Signal selection for ADT                  | 0: Connect to IOE6<br>1: Connect to IOE7  |
| 5   | ADTREF1_SEL | REF1 of ADT selection                     | 0: 0.9V<br>1: 0.7V  |

|   |             |                       |                    |
|---|-------------|-----------------------|--------------------|
| 6 | ADTREF2_SEL | REF2 of ADT selection | 0: 1.8V<br>1: 1.6V |
| 7 | ADTREF3_SEL | REF3 of ADT selection | 0: 2.7V<br>1: 2.5V |

## 8.5.18. ANA\_CTRL Register

Table 8-19 Description of ANA\_CTRL Register

| Bit    | Name     | Type | Description  | Default |
|--------|----------|------|--|---------|
| 31: 27 |          | R/W  | Reserved.  | 0       |
| 26     | PDNS2    | R/W  | <p>This register is used to set the deep sleep behavior when VDDALARM is 0 (Still need to consider the PDNS setting).</p> <p>0: Can't enter deep-sleep mode when VDDALARM is 0. When VDDALARM is 1, The system can enter deep-sleep mode. And system will wake-up from deep-sleep mode automatically as long as VDDALARM became 0.</p> <p>1: Can enter deep-sleep mode no-matter which state VDDALARM is.</p>  | 0x0     |
| 25:24  | VDCINDEB | R/W  | <p>VDCIN de-bounce control register.</p> <p>0: No de-bounce.</p> <p>1: 2 RTCCLK de-bounce.</p> <p>2: 3 RTCCLK de-bounce.</p> <p>3: 4 RTCCLK de-bounce.</p> <p>When de-bounce is enabled, the input signal is valid only when the signal isn't change in multi-cycles of RTCCLK clock. And, the response time of the wake-up and interrupt will be delayed until the signal is valid. This circuit can work under all mode including sleep and deep-sleep mode.</p> | 0x0     |
| 23:22  | CMP2DEB  | R/W  | <p>Comparator 2 de-bounce control register.</p> <p>0: No de-bounce.</p> <p>1: 2 RTCCLK de-bounce.</p> <p>2: 3 RTCCLK de-bounce.</p> <p>3: 4 RTCCLK de-bounce.</p>  | 0x0     |

|       |           |     |   |     |
|-------|-----------|-----|---|-----|
|       |           |     | When de-bounce is enabled, the input signal is valid only when the signal isn't change in multi-cycles of RTCCLK clock. And, the response time of the wake-up and interrupt will be delayed until the signal is valid. This circuit can work under all mode including sleep and deep-sleep mode.  |     |
| 21:20 | CMP1DEB   | R/W | <p>Comparator 1 de-bounce control register.</p> <p>0: No de-bounce.</p> <p>1: 2 RTCCLK de-bounce.</p> <p>2: 3 RTCCLK de-bounce.</p> <p>3: 4 RTCCLK de-bounce.</p> <p>When de-bounce is enabled, the input signal is valid only when the signal isn't change in multi-cycles of RTCCLK clock. And, the response time of the wake-up and interrupt will be delayed until the signal is valid. This circuit can work under all mode including sleep and deep-sleep mode.</p> | 0x0 |
| 19:16 |           |     | Reserved.   | 0   |
| 15:8  | RCHTGT    | R/W | RCH auto calibration target register. This register is used to store the target value of RCH. When the target frequency is 6.5536MHz, user should fill $6553600/32768 = 200$ to this register.  | 0x0 |
| 7     |           |     | Reserved.   | 0   |
| 6     | PDNS      | R/W | <p>This register is used to set the deep sleep behavior when VDCINDROP is 0(Still need to consider the PDNS setting).</p> <p>0: Can't enter deep-sleep mode when VDCINDROP is 0. When VDCINDROP is 1, The system can enter deep-sleep mode. And system will wake-up from deep-sleep mode automatically as long as VDCINDROP became 0.</p> <p>1: Can enter deep-sleep mode no-matter which state VDCINDROP is.</p>   | 0x0 |
| 5:4   |           |     | Reserved.   | 0   |
| 3:2   | COMP2_SEL | R/W | <p>This register is used to control the interrupt and wake-up signal generation of COMP2.</p> <p>0: Off.</p> <p>1: Rising edge of COMP2.</p> <p>2: Falling edge of COMP2.</p>   | 0x0 |

|     |           |     |  |     |
|-----|-----------|-----|--|-----|
|     |           |     | 3: Change of COMP2.  |     |
| 1:0 | COMP1_SEL | R/W | <p>This register is used to control the interrupt and wake-up signal generation of COMP1.</p> <p>0: Off.</p> <p>1: Rising edge of COMP1.</p> <p>2: Falling edge of COMP1.</p> <p>3: Change of COMP1.</p> | 0x0 |

## 8.5.19. ANA\_CMPOUT Register

**Table 8-20 Description of ANA\_CMPOUT Register**

| Bit   | Name      | Type | Description   | Default |
|-------|-----------|------|---|---------|
| 31:16 |           |      | Reserved.   | 0       |
| 15:14 | TADCO     | R    | Tiny ADC output.  | -       |
| 13:11 |           |      | Reserved.   | 0       |
| 10    | AVCCLV    | R    | <p>AVCC low power status. And hysteresis voltage of AVCCLV is 20mV~30mV.</p> <p>0: AVCC is higher than 2.5V.</p> <p>1: AVCC is lower than 2.5V.</p>                                   | 0x0     |
| 9     |           |      | Reserved.   | 0       |
| 8     | VDCINDROP | R    | <p>VDCIN drop status</p> <p>0: VDCIN is not drop (VDCIN higher than threshold).</p> <p>1: VDCIN is drop (i.e. VDCIN lower than threshold).</p>  | 0x0     |
| 7     | VDDALAR   | R    | <p>This bit shows the output of VDDALAR.</p> <p>0: Voltage of VDD is higher than voltage setting by VDDPVSEL.</p> <p>1: Voltage of VDD is lower than voltage setting by VDDPVSEL.</p> | 0x0     |
| 6:4   |           |      | Reserved.   | 0       |
| 3     | COMP2     | R    | This bit shows the output of comparator 2.  | 0x0     |
| 2     | COMP1     | R    | This bit shows the output of comparator 1.  | 0x0     |
| 1     | LOCKL     | R    | PLL lock status. It takes about 1ms until PLL   | 0x0     |

|   |       |   |  |     |
|---|-------|---|--|-----|
|   |       |   | locked.<br>0: PLLL is not lock.<br>1: PLLL is lock.  |     |
| 0 | LOCKH | R | PLLH lock status. It takes about 15μs until PLLH locked.<br>0: PLLH is not lock.<br>1: PLLH is lock. | 0x0 |

## 8.5.20. ANA\_INSTS Register

**Table 8-21 Description of ANA\_INTSTS Register**

| Bit   | Name     | Type | Description  | Default |
|-------|----------|------|--|---------|
| 31:14 |          |      | Reserved.  | 0       |
| 13    | INTSTS13 | R/C  | TADC change over-threshold interrupt. This interrupt will be set when the TADC is rising or falling and the change value compare to previous cycle is larger than the threshold setting in the TADCTH in ANA_MISC register, this interrupt flag will be set.<br><br>Read 0: No TADC over threshold interrupt.<br><br>Read 1: TADC over threshold is happened.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit.   | 0x0     |
| 12    | INTSTS12 | R/C  | ANA_REGx error flag. This interrupt is used to detect the error status of ANA_REGx, an automatically check0sum and parity check is applied to ANA_REGx, when external noise cause by ESD or other problem affect the setting of ANA_REGx, this interrupt will be asserted and programmer can use this flag to determine if it is necessary to recover the setting in the ANA_REGx.<br><br>Read 0: No ANA_REGx error interrupt.<br><br>Read 1: ANA_REGx error is happened.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit. | 0x0     |
| 11    | INTSTS11 | R/C  | Interrupt flag of sleep mode entry under VDCINDROP is 0(i.e. VDCIN higher than threshold),   | 0x0     |

|     |          |     |   |     |
|-----|----------|-----|---|-----|
|     |          |     | <p>this interrupt will be generated when VDCINDROP is 0 and the entry of sleep or deep-sleep modes are detected. Programmer can enable this interrupt to force CPU wake-up from sleep or deep-sleep mode when VDCINDROP is 0.</p> <p>Read 0: No Sleep mode entry interrupt.</p> <p>Read 1: Sleep mode entry interrupt is happened.</p> <p>Write 0: No effect.</p> <p>Write 1: clear this bit.</p> |     |
| 10  | INTSTS10 | R/C | <p>Interrupt flag of AVCCLV (AVCC low power status), this interrupt will be generated when AVCCLV rising or falling.</p> <p>Read 0: No AVCCLV interrupt.</p> <p>Read 1: AVCCLV interrupt is happened.</p> <p>Write 0: No effect.</p> <p>Write 1: clear this bit.</p>  | 0x0 |
| 9   |          |     | Reserved.   | 0   |
| 8   | INTSTS8  | R/C | <p>Interrupt flag of VDCINDROP (VDCIN status), this interrupt will be generated when VDCINDROP rising or falling.</p> <p>Read 0: No VDCINDROP interrupt.</p> <p>Read 1: VDCINDROP interrupt is happened.</p> <p>Write 0: No effect.</p> <p>Write 1: clear this bit.</p>   | 0x0 |
| 7   | INTSTS7  | R/C | <p>Interrupt flag of VDDALARM (VDD status), this interrupt will be generated when VDDALARM rising or falling.</p> <p>Read 0: No VDDALARM interrupt.</p> <p>Read 1: VDDALARM interrupt is happened.</p> <p>Write 0: No effect.</p> <p>Write 1: clear this bit.</p>   | 0x0 |
| 6:4 |          |     | Reserved.   | 0   |
| 3   | INTSTS3  | R/C | <p>Interrupt flag of COMP2, the interrupt generate condition is controlled by COMP2_SEL.</p> <p>Read 0: No COMP2 interrupt.</p> <p>Read 1: COMP2 interrupt is happened.</p>   | 0x0 |

|   |         |     |   |     |
|---|---------|-----|---|-----|
|   |         |     | Write 0: No effect.<br><br>Write 1: clear this bit.   |     |
| 2 | INTSTS2 | R/C | Interrupt flag of COMP1, the interrupt generate condition is controlled by COMP1_SEL.<br><br>Read 0: No COMP1 interrupt.<br><br>Read 1: COMP1 interrupt is happened.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit. | 0x0 |
| 1 | INTSTS1 | R/C | Interrupt flag of auto ADC conversion done.<br><br>Read 0: Auto ADC conversion not complete.<br><br>Read 1: Auto ADC conversion has done.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit.                            | 0x0 |
| 0 | INTSTS0 | R/C | Interrupt flag of manual ADC conversion done.<br><br>Read 0: Manual ADC conversion not complete.<br><br>Read 1: Manual ADC conversion has done.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit.                      | 0x0 |

## 8.5.21. ANA\_INTEN Register

Table 8-22 Description of ANA\_INTEN Register

| Bit   | Name    | Type | Description   | Default |
|-------|---------|------|---|---------|
| 31:14 |         |      | Reserved.   | 0       |
| 13    | INTEN13 | R/W  | Interrupt and wake-up enable control of the change in TADC output value is over or equal to threshold.<br><br>0: Disable TADC interrupt and wake-up.<br><br>1: Enable TADC interrupt and wake-up. | 0x0     |
| 12    | INTEN12 | R/W  | Interrupt and wake-up enable control of ANA_REGx error.<br><br>0: Disable ANA_REGx error interrupt and wake-up.<br><br>1: Enable ANA_REGx error interrupt and wake-up.                            | 0x0     |
| 11    | INTEN11 | R/W  | Interrupt and wake-up enable control of sleep mode  | 0x0     |

|     |         |     |   |     |
|-----|---------|-----|---|-----|
|     |         |     | entry, when VDCINDROP is 0(i.e. VDCIN higher than threshold). Programmer can enable this interrupt to force CPU wake-up from sleep or deep-sleep mode when VDCINDROP is 0 and the entry of sleep or deep-sleep modes are detected.<br><br>0: Disable Sleep mode entry interrupt and wake-up.<br><br>1: Enable Sleep mode entry interrupt and wake-up. |     |
| 10  | INTEN10 | R/W | Interrupt and wake-up enable control of AVCCLV.<br><br>0: Disable AVCCLV interrupt and wake-up.<br><br>1: Enable AVCCLV interrupt and wake-up.  | 0x0 |
| 9   |         |     | Reserved.   | 0   |
| 8   | INTEN8  | R/W | Interrupt and wake-up enable control of VDCINDROP.<br><br>0: Disable VDCINDROP interrupt and wake-up.<br><br>1: Enable VDCINDROP interrupt and wake-up.   | 0x0 |
| 7   | INTEN7  | R/W | Interrupt and wake-up enable control of VDDALARM.<br><br>0: Disable VDDALARM interrupt and wake-up.<br><br>1: Enable VDDALARM interrupt and wake-up.  | 0x0 |
| 6:4 |         |     | Reserved.   | 0   |
| 3   | INTEN3  | R/W | Interrupt and wake-up enable control of COMP2.<br><br>0: Disable COMP2 interrupt and wake-up.<br><br>1: Enable COMP2 interrupt and wake-up.   | 0x0 |
| 2   | INTEN2  | R/W | Interrupt and wake-up enable control of COMP1.<br><br>0: Disable COMP1 interrupt and wake-up.<br><br>1: Enable COMP1 interrupt and wake-up.   | 0x0 |
| 1   | INTEN1  | R/W | Interrupt enable control of auto ADC conversion done.<br><br>0: Disable auto ADC conversion interrupt.<br><br>1: Enable auto ADC conversion interrupt.  | 0x0 |
| 0   | INTENO  | R/W | Interrupt enable control of manual ADC conversion done.<br><br>0: Disable manual ADC conversion interrupt.<br><br>1: Enable manual ADC conversion interrupt.  | 0x0 |

## 8.5.22. ANA\_ADCCTRL Register

**Table 8-23 Description of ANA\_ADCCTRL Register**

| Bit   | Name    | Type | Description  | Default |
|-------|---------|------|--|---------|
| 31    | MTRIG   | R/W  | Manual ADC trigger.<br>Write 0: No effect.<br>Write 1: Start a manual ADC conversion.<br>Read 0: Current manual ADC conversion is done.<br>Read 1: Current manual ADC conversion is ongoing.   | 0x0     |
| 30    |         |      | Reserved.  | 0       |
| 29    | CICAON  | R/W  | CIC filter always on control register.<br>0: CIC filter will be disabled when no ADC sample process is ongoing.<br>1: CIC filter will be enabled for all the time.   | 0x0     |
| 28    | CICINV  | R/W  | CIC filter input inversion.<br>0: No invert CIC filter input.<br>1: Invert CIC filter input.   | 0x0     |
| 27    | CICSCA  | R/W  | CIC output scale-down selection.<br>0: No scale down CIC filter's output.<br>1: Scale down CIC filter's output to 1/2.   | 0x0     |
| 26:24 | CICSKIP | R/W  | CIC output skip control register. This register is used to control how many samples will be skipped at the beginning of ADC sample. If CICAON is 1 and the ADC channel is not changed, the CIC output will not be skipped by the ADC controller, this can be used for high speed capture to single channel.<br>0: Skip first 4 samples.<br>1: Skip first 5 samples.<br>2: Skip first 6 samples.<br>3: Skip first 7 samples.<br>4: No skip any sample.<br>5: Skip first 1 sample.<br>6: Skip first 2 samples.<br>7: Skip first 3 samples. | 0x0     |

|       |        |     |  |     |
|-------|--------|-----|--|-----|
| 23:22 | DSRSEL | R/W | CIC down sampling rate control register. The higher down-sampling rate, the higher output data stability, and lower sampling rate.<br>0: 1/512 down-sampling rate.<br>1: 1/256 down-sampling rate.<br>2: 1/128 down-sampling rate.<br>3: 1/64 down-sampling rate.  | 0x0 |
| 21    | AMODE  | R/W | Auto ADC mode control.<br>0: Capture single channel specified by ACH.<br>1: Capture multiple channels (0~11 channels) at one time.   | 0x0 |
| 20    | MMODE  | R/W | Manual ADC mode control.<br>0: Capture single channel specified by MCH.<br>1: Capture multiple channels (0~11 channels) at one time.   | 0x0 |
| 19    |        |     | Reserved.  | 0x0 |
| 18:16 | AEN    | R/W | Auto ADC conversion enable control register.<br>0: Auto ADC conversion is off.<br>4: Auto ADC will be triggered by timer 0's overflow.<br>5: Auto ADC will be triggered by timer 1's overflow.<br>6: Auto ADC will be triggered by timer 2's overflow.<br>7: Auto ADC will be triggered by timer 3's overflow. | 0x0 |
| 15:13 |        |     | Reserved.  | 0   |
| 12    | CLKSEL | R/W | ADC clock source selection.<br>0: 6.5M RCH<br>1: PLLL  | 0x0 |
| 11:8  | CLKDIV | R/W | The ADC clock source is internal 6.5M RCH or PLLL. The typical ADC main clock is 1.6384MHz, if ADC clock source is 6.5M RCH, CLKDIV is calculated such as: CLKDIV=6.5536/1.6384-1=3.   | 0x0 |
| 7:4   | ACH    | R/W | Auto ADC channel control.<br>0: Auto ADC capture ADC channel 0.<br>1: Auto ADC capture ADC channel 1.<br>....  | 0x0 |

|     |     |     |   |     |
|-----|-----|-----|---|-----|
|     |     |     | 11: Auto ADC capture ADC channel 11.<br>12~15: Reserved.<br><br>This register is valid only when AMODE is 0.  |     |
| 3:0 | MCH | R/W | Manual ADC channel control.<br><br>0: Manual ADC capture ADC channel 0.<br><br>1: Manual ADC capture ADC channel 1.<br><br>....<br><br>11: Auto ADC capture ADC channel 11.<br><br>12~15: Reserved.<br><br>This register is valid only when MMODE is 0. | 0x0 |

## 8.5.23. ANA\_ADCDATAx Register

Table 8-24 Description of ANA\_ADCDATAx Register

| Bit   | Name     | Type | Description   | Default |
|-------|----------|------|---|---------|
| 31:16 |          |      | Reserved.   | 0       |
| 15:0  | ADCDATAx | R    | The result of ADC conversion will be stored in these registers.<br><br>DATA0: Store conversion result of ADC channel 0.<br><br>DATA1: Store conversion result of ADC channel 1.<br><br>...<br><br>DATA11: Store conversion result of ADC channel 11.<br><br>For single channel conversion (MMODE is 0 or AMODE is 0), only the channel specified by MCH or ACH will be updated. For multi-channels conversion (MMODE is 1 or AMODE is 1), DATA0~DATA11 will be updated. | 0x--    |

## 8.5.24. ANA\_CMPCNTx Register

Table 8-25 Description of ANA\_CMPCNTx Register

| Bit  | Name | Type | Description   | Default    |
|------|------|------|---|------------|
| 31:0 | CNTx | R/C  | This register stores the happen times of comparator x according to the setting in COMPx_SEL. For example, when COMPx_SEL is set to 1, then this | 0x00000000 |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | counter will increase 1 when the COMPx is rising. This register can be cleared by writing 0 to this register, but this operation is valid only when corresponded CMPPDNx is set to 1 (when the corresponded comparator is enabled). |  |
|--|--|--|---|--|

## 8.5.25. ANA\_MISC Register

**Table 8-26 Description of ANA\_MISC Register**

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:6 |        |      | Reserved.   | 0       |
| 5:4  | TADCTH | R/W  | TADC threshold setting. This register controls the threshold of TADC's interrupt. The TADC is using internal 32K RC as clock source to sample external signal, when TADC's interrupt is enable and the difference of two continuous cycles is larger than TADCTH, the INTSTS13 will be set and an interrupt will be asserted. | 0x0     |
| 3:0  |        |      | Reserved.   | 0       |

# 9. ADC Controller

## 9.1. Introduction

One second-order Σ-ΔADC is designed in 12 channels of the V85XX for analog-to-digital conversion, and their full measurement scale is 0~1.2V if no voltage division. After set voltage division, when main power supply is 3.3V, the measurement scale is 0~3.6V. When main power supply is 5V, the measurement scale is 0~4.6V in cap division mode, and the measurement scale is 0~5.2V in resistor division mode. The ADC can be used to measure the ground, temperature, VDD, BATRTC voltage and external voltage signals. The clock source is 6.5536M RC or PLL. The ADC controller is placed in always-on domain, so all the ADC setting will be kept under deep-sleep mode.

Note: V8520/V8520A does not support ADC measurement for VDD channel.

## 9.2. Feature

- ADC manual and auto sample mode.
- ADC interrupt generation.

## 9.3. Block Diagram




Figure 9-1 ADC Architecture

## 9.4. Register Location

**Table 9-1 Register Location of ANA Controller for ADC (ANA Base: 0x40014200)**

| Name         | Type | Address | Description                      | Default    |
|--------------|------|---------|----------------------------------|------------|
| ANA_REG0     | R/W  | 0x0000  | Analog register 0                | 0x00       |
| ANA_REG1     | R/W  | 0x0004  | Analog register 1                | 0x00       |
| ANA_REG3     | R/W  | 0x000C  | Analog register 3                | 0x00       |
| ANA_INTSTS   | R/C  | 0x0060  | Analog interrupt status register | 0x0000     |
| ANA_INTEN    | R/W  | 0x0064  | Analog interrupt enable register | 0x0000     |
| ANA_ADCCTRL  | R/W  | 0x0068  | ADC control register             | 0x00000000 |
| ANA_ADCDATA0 | R    | 0x0070  | ADC channel 0 data register      | --         |
| ANA_ADCDATA1 | R    | 0x0074  | ADC channel 1 data register      | --         |
| ANA_ADCDATA2 | R    | 0x0078  | ADC channel 2 data register      | --         |
| ANA_ADCDATA3 | R    | 0x007C  | ADC channel 3 data register      | --         |
| ANA_ADCDATA4 | R    | 0x0080  | ADC channel 4 data register      | --         |
| ANA_ADCDATA5 | R    | 0x0084  | ADC channel 5 data register      | --         |
| ANA_ADCDATA6 | R    | 0x0088  | ADC channel 6 data register      | --         |
| ANA_ADCDATA7 | R    | 0x008C  | ADC channel 7 data register      | --         |
| ANA_ADCDATA8 | R    | 0x0090  | ADC channel 8 data register      | --         |
| ANA_ADCDATA9 | R    | 0x0094  | ADC channel 9 data register      | --         |
| ANA_ADCDATAA | R    | 0x0098  | ADC channel 10 data register     | --         |
| ANA_ADCDATAB | R    | 0x009C  | ADC channel 11 data register     | --         |

Table 2

## 9.5. Register Definition

### 9.5.1. ANA\_REG1 Register

**Table 9-3 Description of each bit in ANA\_REG1 of ADC**

| Bit | Name   | Function  | Notes   |
|-----|--------|---|---|
| 3:0 |        | Reserved.   | 0   |
| 4   | RESDIV | Enable resistor division for M ADC's input signal | 0: Disable<br>1: Enable 1/4 resistor division |
| 5   | GDE4   | Enable cap division for M ADC's input signal      | 0: Disable<br>1: Enable 1/4 cap division      |
| 7:6 |        | Reserved.   | 0   |

## 9.5.2. ANA\_REG3 Register

Table 9-4 Description of each bit in ANA\_REG3 of ADC

| Bit | Name   | Function  | Notes                                |
|-----|--------|---|--------------------------------------|
| 0   | ADCPDN | ADC power up control signal.<br>ADC automatic conversion should be disabled before ADC is powered down. | 0: Power-down ADC<br>1: Power-up ADC |
| 3   | BGPPD* | BGP power down control signal.  | 0: Power-up BGP<br>1: Power-down BGP |
| 4   | RCHPD  | RCH (6.5536M RC) power down control signal  | 0: Power-up RCH<br>1: Power-down RCH |

**Note\*:** RCH and PLL and ADC are related to BGP, must power-up BGP before power-up RCH or PLL or ADC. User can power down BGP by set BGPPD to 1 when BGP was not used in program. User could not power down BGP by set BGPPD to 1 when BGP was used in program, because the system has a protection function to ensure reliability. User can power down BGP in sleep mode and deep-sleep mode whether BGP is used or not.

## 9.5.3. ANA\_INSTS Register

Table 9-5 Description of ANA\_INSTS Register for ADC

| Bit | Name    | Type | Description  | Default |
|-----|---------|------|--|---------|
| 1   | INTSTS1 | R/C  | Interrupt flag of auto ADC conversion done.<br><br>Read 0: Auto ADC conversion not complete.<br><br>Read 1: Auto ADC conversion has done.<br><br>Write 0: No effect.<br><br>Write 1: clear this bit. | 0x0     |

|   |         |     |  |     |
|---|---------|-----|--|-----|
| 0 | INTSTS0 | R/C | Interrupt flag of manual ADC conversion done.<br>Read 0: Manual ADC conversion not complete.<br>Read 1: Manual ADC conversion has done.<br>Write 0: No effect.<br>Write 1: clear this bit. | 0x0 |
|---|---------|-----|--|-----|

## 9.5.4. ANA\_INTEN Register

**Table 9-6 Description of ANA\_INTEN Register for ADC**

| Bit | Name   | Type | Description  | Default |
|-----|--------|------|--|---------|
| 1   | INTEN1 | R/W  | Interrupt enable control of auto ADC conversion done.<br>0: Disable auto ADC conversion interrupt.<br>1: Enable auto ADC conversion interrupt.       | 0x0     |
| 0   | INTENO | R/W  | Interrupt enable control of manual ADC conversion done.<br>0: Disable manual ADC conversion interrupt.<br>1: Enable manual ADC conversion interrupt. | 0x0     |

## 9.5.5. ANA\_ADCCTRL Register

**Table 9-7 Description of ANA\_ADCCTRL Register**

| Bit | Name   | Type | Description  | Default |
|-----|--------|------|--|---------|
| 31  | MTRIG  | R/W  | Manual ADC trigger.<br>Write 0: No effect.<br>Write 1: Start a manual ADC conversion.<br>Read 0: Current manual ADC conversion is done.<br>Read 1: Current manual ADC conversion is ongoing. | 0x0     |
| 30  |        |      | Reserved.  | 0       |
| 29  | CICAON | R/W  | CIC filter always on control register.<br>0: CIC filter will be disabled when no ADC sample process is ongoing.<br>1: CIC filter will be enabled for all the time.                           | 0x0     |

|       |         |     |  |     |
|-------|---------|-----|--|-----|
| 28    | CICINV  | R/W | CIC filter input inversion.<br>0: No invert CIC filter input.<br>1: Invert CIC filter input.   | 0x0 |
| 27    | CICSCA  | R/W | CIC output scale-down selection.<br>0: No scale down CIC filter's output.<br>1: Scale down CIC filter's output to 1/2.   | 0x0 |
| 26:24 | CICSKIP | R/W | CIC output skip control register. This register is used to control how many samples will be skipped at the beginning of ADC sample. If CICAON is 1 and the ADC channel is not changed, the CIC output will not be skipped by the ADC controller, this can be used for high speed capture to single channel.<br>0: Skip first 4 samples.<br>1: Skip first 5 samples.<br>2: Skip first 6 samples.<br>3: Skip first 7 samples.<br>4: No skip any sample.<br>5: Skip first 1 sample.<br>6: Skip first 2 samples.<br>7: Skip first 3 samples. | 0x0 |
| 23:22 | DSRSEL  | R/W | CIC down sampling rate control register. The higher down-sampling rate, the higher output data stability, and lower sampling rate.<br>0: 1/512 down-sampling rate.<br>1: 1/256 down-sampling rate.<br>2: 1/128 down-sampling rate.<br>3: 1/64 down-sampling rate.  | 0x0 |
| 21    | AMODE   | R/W | Auto ADC mode control.<br>0: Capture single channel specified by ACH.<br>1: Capture multiple channels (0~11 channels) at one time.   | 0x0 |
| 20    | MMODE   | R/W | Manual ADC mode control.<br>0: Capture single channel specified by MCH.<br>1: Capture multiple channels (0~11 channels) at one time.   | 0x0 |

|       |        |     |  |     |
|-------|--------|-----|--|-----|
| 19    |        |     | Reserved.  | 0   |
| 18:16 | AEN    | R/W | <p>Auto ADC conversion enable control register.</p> <p>0: Auto ADC conversion is off.</p> <p>4: Auto ADC will be triggered by timer 0's overflow.</p> <p>5: Auto ADC will be triggered by timer 1's overflow.</p> <p>6: Auto ADC will be triggered by timer 2's overflow.</p> <p>7: Auto ADC will be triggered by timer 3's overflow.</p> <p>Others: Reserved.</p> | 0x0 |
| 15:13 |        |     | Reserved.  | 0   |
| 12    | CLKSEL | R/W | <p>ADC clock source selection. The system forced ADC clock source to RCH when the RTC auto-calibration is enabled.</p> <p>0: 6.5M RCH</p> <p>1: PLLL</p>   | 0x0 |
| 11:8  | CLKDIV | R/W | <p>The ADC clock source is internal 6.5M RCH or PLLL. The typical ADC main clock is 1.6384MHz, if ADC clock source is 6.5M RCH, CLKDIV is calculated such as: CLKDIV=6.5536/1.6384-1=3.</p>  | 0x0 |
| 7:4   | ACH    | R/W | <p>Auto ADC channel control.</p> <p>0: Auto ADC capture ADC channel 0.</p> <p>1: Auto ADC capture ADC channel 1.</p> <p>....</p> <p>11: Auto ADC capture ADC channel 11.</p> <p>12~15: Reserved.</p> <p>This register is valid only when AMODE is 0.</p> <p>The ADC sampling channels show as the following table.</p>   | 0x0 |
| 3:0   | MCH    | R/W | <p>Manual ADC channel control.</p> <p>0: Manual ADC capture ADC channel 0.</p> <p>1: Manual ADC capture ADC channel 1.</p> <p>....</p> <p>11: Auto ADC capture ADC channel 11.</p> <p>12~15: Reserved.</p> <p>This register is valid only when MMODE is 0.</p>   | 0x0 |

|  |  |  |  |  |
|--|--|--|--|--|
|  |  |  | The ADC sampling channels show as the following table. |  |
|--|--|--|--|--|

**Table 9-8 The ADC Sampling Channels**

| Bit | Name | value  |
|-----|------|--|
| 7:4 | ACH  | 0000: GND; 0001: VDD<br>0010: BATRTC; 0011: ADC_CH3<br>0100: ADC_CH4; 0101: ADC_CH5                                |
| 3:0 | MCH  | 0110: ADC_CH6; 0111: ADC_CH7<br>1000: ADC_CH8; 1001: ADC_CH9<br>1010: TEMP; 1011: ADC_CH11<br>1100~1111: Reserved. |

## 9.5.6. ANA\_ADCDATAx Register

**Table 9-9 Description of ANA\_ADCDATAx Register**

| Bit   | Name      | Type | Description   | Default |
|-------|-----------|------|---|---------|
| 31:16 |           |      | Reserved.   | 0       |
| 15:0  | ADC DATAx | R    | The result of ADC conversion will be stored in these registers.<br><br>DATA0: Store conversion result of ADC channel 0.<br><br>DATA1: Store conversion result of ADC channel 1.<br><br>...<br><br>DATA11: Store conversion result of ADC channel 11.<br><br>For single channel conversion (MMODE is 0 or AMODE is 0), only the channel specified by MCH or ACH will be updated. For multi-channels conversion (MMODE is 1 or AMODE is 1), DATA0~DATA11 will be updated. | 0x--    |

## 9.6. Measuring Battery Voltage and External Voltage

In the V85XX, ADC can be used to measure external voltage signals by ADC\_CHx, and can be used to measure VDD/BATRTC signals.

ADC channel mode: single channel; multi-channel.

ADC trigger mode: auto triggered by timer; manual trigger.

Divider mode: no divider; resistive divider; capacitive divider. Resistance voltage divider has extra power consumption. Because there are  $35\text{k}\Omega$  resistors in the internal resistive divider network, this network consumes power:

|  |              |
|--|--------------|
| $P = U_D \times I_D = V \times \frac{V}{R_1 + R_2} = \frac{V^2}{35}$ | Equation 9-1 |
|--|--------------|

The voltage of ordinary channels (ADC\_CHx): channel 3, 4, 5, 6, 7, 8, 9 and 11.

The voltage of VDD channels: channel 1.

The voltage of BATRTC channels: channel 2.

User needs to check whether a and b (A and B) parameters of storage area used to store ADC coefficients are legal. If so, the data of the storage area is used for calculation; if not, the ADC coefficient is used for calculation with fixed parameters. The calculation formula is shown in Table 4-20 Info Information Register, voltage measuring range and formula. A and b (a and b) of ADC coefficients are shown in Table 4-20 Info Information Register.

**Table 9-10 Voltage measurement range and formula**

| Power | Channel      | Divider Mode | Signal range (V) | Formula  |
|-------|--------------|--------------|------------------|--|
| 3.3V  | ADC_CHx      | No divider   | -0.2~1.2         | If a and b parameters of ADC are valid,<br>$V_{DC} = a1 \div 100000000 * X + b1 \div 100000000$<br>else<br>$V_{DC}=0.00003680*X+0.00205011$                    |
|       |              | Resistive    | -0.2~3.6         | If a and b parameters of ADC are valid,<br>$V_{DC} = a2 \div 100000000 * X + b2 \div 100000000$<br>else<br>$V_{DC}=0.00016425*X+0.03739179$                    |
|       |              | Capacitive   | -0.2~3.6         | If a and b parameters of ADC are valid,<br>$V_{DC} = a3 \div 100000000 * X + b3 \div 100000000$<br>else<br>$V_{DC}=0.00014051*X-0.00023322$                    |
|       | VDD channels | Resistive    | 2.5~4.8          | If a and b parameters of ADC are valid,<br>$V_{DC} = a4 \div 100000000 * X + b4 \div 100000000$<br>else<br>$V_{DC}=0.00015392*X+0.06667986+OffsetBatR\div1000$ |

|                 |                 |            |   |   |
|-----------------|-----------------|------------|---|---|
|                 |                 | Capacitive | 2.5~4.6   | If a and b parameters of ADC are valid,<br>$V_{DC} = a5 \div 100000000 * X + b5 \div 100000000$<br>else<br>$V_{DC} = 0.00014107 * X - 0.00699515 + \text{OffsetBatC} \div 1000$ |
| BATRTC channels | Resistive       | 0.7~4.8    | If a and b parameters of ADC are valid,<br>$V_{DC} = a6 \div 100000000 * X + b6 \div 100000000$<br>else<br>$V_{DC} = 0.00015392 * X + 0.06667986 + \text{OffsetBatR} \div 1000$ |   |
|                 |                 |            |   |   |
|                 | Capacitive      | 0.7~4.6    | If a and b parameters of ADC are valid,<br>$V_{DC} = a7 \div 100000000 * X + b7 \div 100000000$<br>else<br>$V_{DC} = 0.00014107 * X - 0.00699515 + \text{OffsetBatC} \div 1000$ |   |
| 5V              | ADC_CH x        | No divider | -0.2~1.2  | If A and B parameters of ADC are valid,<br>$V_{DC} = A1 \div 100000000 * X + B1 \div 100000000$<br>else<br>$V_{DC} = 0.00003678 * X + 0.00235783$                               |
|                 |                 | Resistive  | -0.2~4.8  | If A and B parameters of ADC are valid,<br>$V_{DC} = A2 \div 100000000 * X + B2 \div 100000000$<br>else<br>$V_{DC} = 0.00016129 * X + 0.00673599$                               |
|                 |                 | Capacitive | -0.2~4.6  | If A and B parameters of ADC are valid,<br>$V_{DC} = A3 \div 100000000 * X + B3 \div 100000000$<br>else<br>$V_{DC} = 0.00014076 * X - 0.00753319$                               |
|                 | VDD channels    | Resistive  | 2.5~4.8   | If A and B parameters of ADC are valid,<br>$V_{DC} = A4 \div 100000000 * X + B4 \div 100000000$<br>else<br>$V_{DC} = 0.00015392 * X + 0.06667986 + \text{OffsetBatR} \div 1000$ |
|                 |                 | Capacitive | 2.5~4.6   | If A and B parameters of ADC are valid,<br>$V_{DC} = A5 \div 100000000 * X + B5 \div 100000000$<br>else<br>$V_{DC} = 0.00014107 * X - 0.00699515 + \text{OffsetBatC} \div 1000$ |
|                 | BATRTC channels | Resistive  | 0.7~4.8   | If A and B parameters of ADC are valid,<br>$V_{DC} = A6 \div 100000000 * X + B6 \div 100000000$<br>else<br>$V_{DC} = 0.00015392 * X + 0.06667986 + \text{OffsetBatR} \div 1000$ |
|                 | Capacitive      | 0.7~4.6    | If A and B parameters of ADC are valid,<br>$V_{DC} = A7 \div 100000000 * X + B7 \div 100000000$   |   |

|  |  |  |  |   |
|--|--|--|--|---|
|  |  |  |  | else<br>$V_{DC} = 0.00014107 \times X - 0.00699515 + \text{OffsetBatC} \div 1000$ |
|--|--|--|--|---|

In the above equations,

|             |              |
|-------------|--------------|
| X=ADC_DATAx | Equation 9-2 |
|-------------|--------------|

Where:

ADC\_DATAx is the content of bytes located at addresses (0x40014270+4x), x is channel 0~11.

## 9.7. Measuring Temperature

When the ADC channel you choose is TEMPERATURE (CH10), you should not set capacitive division. The temperature measurement range is over -40~+85°C.

It is recommended to measure temperature following steps:

1. Set ADC to start working.

Users must set ADC CLK to 1.6384 MHz, and set DSRSEL to 1/512 down-sampling rate, with no voltage division or resistor division, then start ADC conversion.

2. Wait for read 1 from ANAINSTS (0x40014260)(ANAINSTS0(bit 0)/ANAINSTS1(bit 1) in auto/manual mode), and then read the register ADC\_DATAA (0x40014298).
3. Calibrate temperature T: (in unit of 8.8 format °C). The format of T is 16-bit signed value, including 8 bits integer and 8 bits fraction signed value. The actual temperature is equal to T/256.0. For example, 0x1880 means 24.5 °C.

|   |              |
|---|--------------|
| $T = ((P0 * ((X * X) \gg 16)) + P1 * X + P2) \gg 8$ | Equation 9-3 |
|---|--------------|

where X is the reading of register ADC\_DATAA(in hexadecimal);

where P0 is the content of bytes located at addresses 0x40D00(16bit);

where P1 is the content of bytes located at addresses 0x40D02(16bit);

where P2 is calculated by the following equation:

|                              |              |
|------------------------------|--------------|
| $P2 = P2' + (Tr - Tm) * 256$ | Equation 9-4 |
|------------------------------|--------------|

where P2' is the content of bytes located at addresses 0x40D04(32bit);

where Tr is the content of bytes located at addresses 0x40D70(32bit);

where Tm is the content of bytes located at addresses 0x40D74(32bit).

Note:

To enhance ADC data quality in the channel 10 for the temperature sensor, four-sample moving average is implemented. The four buffers used to average are first-in first-out queues, which are reset to zero by

DPOR. Every time a user makes an ADC conversion, the hardware writes a data to the buffer, and calculates the average value of the data of the four buffers inside, and puts it in the register of ADC\_DATAA. Therefore, in order to get the exact temperature value of a certain temperature, users need to convert ADC four times continuously and take the last ADC\_DATAA register data as ADC data.

## 9.8. ADC Precautions

### (1) ADC auto trigger conversion process

Turn on auto trigger ADC conversion steps: turn on ADC, configure and turn on timer.

Turn off the auto trigger ADC conversion step: turn off the timer, and then turn off the ADC.

### (2) ADC related ANA\_ADCCTRL register write operation

Before the register ANA\_ADCCTRL is written, it is necessary to ensure that the value read back by bit31 (mtrig) is 0, that is, the current ADC manual conversion has been completed.


# 10. Comparator Controller

## 10.1. Introduction

The V85XX integrates two comparators to compare the analog signals. Three patterns can be selected as input sources:

- Positive signal input on pin CMP\_P and negative signal input on pin CMP\_N;
- Positive signal input on pin CMP\_P and negative signal from BGPREF or VREF;
- Positive signal input on pin CMP\_N and negative signal from BGPREF or VREF.

Each comparator have hysteresis voltage of 20mV.




**Figure 10-1 hysteresis Window of CMP Controller**

## 10.2. Feature

- Interrupt/wake-up signal generated for analog detect flag.
- Comparator interrupt generation.
- Comparator counter.

## 10.3. Block Diagram



**Figure 10-2 Functional Block Diagram of CMP Controller**

## 10.4. Register Location

**Table 10-1 Register Location of ANA Controller for CMP (ANA Base: 0x40014200)**

| Name        | Type | Address | Description                      | Default    |
|-------------|------|---------|----------------------------------|------------|
| ANA_REG2    | R/W  | 0x0008  | Analog register 2                | 0x00       |
| ANA_REG3    | R/W  | 0x000C  | Analog register 3                | 0x00       |
| ANA_REG5    | R/W  | 0x0014  | Analog register 5                | 0x00       |
| ANA_CTRL    | R/W  | 0x0050  | Analog control register          | 0x00000000 |
| ANA_CMPOUT  | R    | 0x0054  | Comparator result register       | 0x0030     |
| ANA_INTSTS  | R/C  | 0x0060  | Analog interrupt status register | 0x0000     |
| ANA_INTEN   | R/W  | 0x0064  | Analog interrupt enable register | 0x0000     |
| ANA_CMPCNT1 | R/C  | 0x00B0  | Comparator 1 counter             | 0x00000000 |
| ANA_CMPCNT2 | R/C  | 0x00B4  | Comparator 2 counter             | 0x00000000 |

## 10.5. Register Definition

### 10.5.1. ANA\_REG2 Register

**Table 10-2 Description of each bit in ANA\_REG2 for CMP**

| Bit | Name          | Function                                | Notes  |
|-----|---------------|---|--|
| 1:0 | CMP1_SEL[1:0] | Signal source selection of comparator 1 | 00: CMP1_P to REF<br>01: CMP1_N to REF<br>1*: CMP1_P to CMP1_N |
| 3:2 | CMP2_SEL[1:0] | Signal source selection of comparator 2 | 00: CMP2_P to REF<br>01: CMP2_N to REF<br>1*: CMP2_P to CMP2_N |
| 4   | REFSEL_CMP1   | REF selection of CMP1                   | 0: VREF<br>1: BGREF.   |
| 5   | REFSEL_CMP2   | REF selection of CMP2                   | 0: VREF<br>1: BGREF.   |

## 10.5.2. ANA\_REG3 Register

**Table 10-3 Description of each bit in ANA\_REG3 for CMP**

| Bit | Name    | Function                       | Notes                                  |
|-----|---------|--------------------------------|--|
| 1   | CMP1PDN | CMP1 power up control signal   | 0: Power-down CMP1<br>1: Power-up CMP1 |
| 2   | CMP2PDN | CMP2 power up control signal   | 0: Power-down CMP2<br>1: Power-up CMP2 |
| 3   | BGPPD*  | BGP power down control signal. | 0: Power-up BGP<br>1: Power-down BGP   |

**Note\*:** RCH and PLL and ADC are related to BGP, You must power-up BGP before you power-up RCH or PLL or ADC. User can power down BGP by set BGPPD to 1 when BGP was not used in program. User could not power down BGP by set BGPPD to 1 when BGP was used in program, because the system has a protection function to ensure reliability. User can power down BGP in sleep mode and deep-sleep mode whether BGP is used or not.

## 10.5.3. ANA\_REG5 Register

**Table 10-4 Description of each bit in ANA\_REG5 for CMP**

| Bit | Name         | Function                       | Notes                                 |
|-----|--------------|--------------------------------|---------------------------------------|
| 1:0 | IT_CMP1[1:0] | Bias current selection of CMP1 | 00: 20nA;<br>01: 100nA;<br>1*: 500nA; |
| 3:2 | IT_CMP2[1:0] | Bias current selection of CMP2 | 00: 20nA;<br>01: 100nA;<br>1*: 500nA; |

**Note:** The smaller the CMP bias current, the lower the power consumption and the longer the propagation delay time; the higher the CMP bias current, the higher the power consumption and the shorter the propagation delay time.

## 10.5.4. ANA\_CTRL Register

**Table 10-5 Description of ANA\_CTRL Register for CMP**

| Bit   | Name    | Type | Description                              | Default |
|-------|---------|------|--|---------|
| 23:22 | CMP2DEB | R/W  | Comparator 2 de-bounce control register. | 0x0     |

|       |           |     |   |     |
|-------|-----------|-----|---|-----|
|       |           |     | <p>0: No de-bounce.</p> <p>1: 2 RTCCLK de-bounce.</p> <p>2: 3 RTCCLK de-bounce.</p> <p>3: 4 RTCCLK de-bounce.</p> <p>When de-bounce is enabled, the input signal is valid only when the signal isn't change in multi-cycles of RTCCLK clock. And, the response time of the wake-up and interrupt will be delayed until the signal is valid. This circuit can work under all mode including sleep and deep-sleep mode.</p>   |     |
| 21:20 | CMP1DEB   | R/W | <p>Comparator 1 de-bounce control register.</p> <p>0: No de-bounce.</p> <p>1: 2 RTCCLK de-bounce.</p> <p>2: 3 RTCCLK de-bounce.</p> <p>3: 4 RTCCLK de-bounce.</p> <p>When de-bounce is enabled, the input signal is valid only when the signal isn't change in multi-cycles of RTCCLK clock. And, the response time of the wake-up and interrupt will be delayed until the signal is valid. This circuit can work under all mode including sleep and deep-sleep mode.</p> | 0x0 |
| 19:18 |           |     | Reserved.   | 0   |
| 3:2   | COMP2_SEL | R/W | <p>This register is used to control the interrupt and wake-up signal generation of COMP2.</p> <p>0: Off</p> <p>1: Rising edge of COMP2.</p> <p>2: Falling edge of COMP2.</p> <p>3: Change of COMP2.</p>   | 0x0 |
| 1:0   | COMP1_SEL | R/W | <p>This register is used to control the interrupt and wake-up signal generation of COMP1.</p> <p>0: Off</p> <p>1: Rising edge of COMP1.</p> <p>2: Falling edge of COMP1.</p> <p>3: Change of COMP1.</p>   | 0x0 |

## 10.5.5. ANA\_CMPOUT Register

**Table 10-6 Description of ANA\_CMPOUT Register for CMP**

| Bit | Name  | Type | Description                                | Default |
|-----|-------|------|--|---------|
| 3   | COMP2 | R    | This bit shows the output of comparator 2. | 0x0     |
| 2   | COMP1 | R    | This bit shows the output of comparator 1. | 0x0     |

## 10.5.6. ANA\_INSTS Register

**Table 10-7 Description of ANA\_INTSTS Register for CMP**

| Bit | Name    | Type | Description   | Default |
|-----|---------|------|---|---------|
| 3   | INTSTS3 | R/C  | Interrupt flag of COMP2, the interrupt generate condition is controlled by COMP2_SEL.<br><br>Read 0: No COMP2 interrupt.<br><br>Read 1: COMP2 interrupt is happened.<br><br>Write 0: No effect.<br><br>Write 1: Clear this bit. | 0x0     |
| 2   | INTSTS2 | R/C  | Interrupt flag of COMP1, the interrupt generate condition is controlled by COMP1_SEL.<br><br>Read 0: No COMP1 interrupt.<br><br>Read 1: COMP1 interrupt is happened.<br><br>Write 0: No effect.<br><br>Write 1: Clear this bit. | 0x0     |

## 10.5.7. ANA\_INTEN Register

**Table 10-8 Description of ANA\_INTEN Register for CMP**

| Bit | Name   | Type | Description   | Default |
|-----|--------|------|---|---------|
| 3   | INTEN3 | R/W  | Interrupt and wake-up enable control of COMP2.<br><br>0: Disable COMP2 interrupt and wake-up.<br><br>1: Enable COMP2 interrupt and wake-up. | 0x0     |
| 2   | INTEN2 | R/W  | Interrupt and wake-up enable control of COMP1.<br><br>0: Disable COMP1 interrupt and wake-up.   | 0x0     |

|  |  |  |  |  |
|--|--|--|--|--|
|  |  |  | 1: Enable COMP1 interrupt and wake-up. |  |
|--|--|--|--|--|

## 10.5.8. ANA\_CMPCNTx Register

**Table 10-9 Description of ANA\_CMPCNTx Register**

| Bit  | Name | Type | Description  | Default   |
|------|------|------|--|-----------|
| 31:0 | CNTx | R/C  | This register store the happen times of comparator x according to the setting in COMPx_SEL. For example, when COMPx_SEL is set to 1, then this counter will increase 1 when the COMPx is rising. This register can be cleared by writing 0 to this register, but this operation is valid only when corresponded CMPPDNx is set to 1 (when the corresponded comparator is enabled). | 0x0000000 |

# 11. Tiny ADC Controller


## 11.1. Introduction

The Tiny ADC (2 BIT ADC) controller is used to control the Tiny ADC function of V85XX. TinyADC is powered by AVCC. TinyADC controller is placed in always-on domain, so all the tiny ADC setting will be kept under deep-sleep mode.

## 11.2. Feature

- TinyADC interrupt generation.

## 11.3. Block Diagram



**Figure 11-1 Functional Block Diagram of Analog Controller**

## 11.4. Register Location

**Table 11-1 Register Location of ANA Controller for TADC(ANA Base: 0x40014200)**

| Name       | Type | Address | Description                | Default |
|------------|------|---------|----------------------------|---------|
| ANA_REGF   | R/W  | 0x003C  | Analog control register 15 | 0x00    |
| ANA_CMPOUT | R    | 0x0054  | Comparator result register | 0x0030  |

|            |     |        |                                  |        |
|------------|-----|--------|----------------------------------|--------|
| ANA_INTSTS | R/C | 0x0060 | Analog interrupt status register | 0x0000 |
| ANA_INTEN  | R/W | 0x0064 | Analog interrupt enable register | 0x0000 |
| ANA_MISC   | R/W | 0x00B8 | Analog misc. control register    | 0x00   |

## 11.5. Register Definition

### 11.5.1. ANA\_REGF Register

Table 11-2 Description of each bit in ANA\_REGF for TADC

| Bit | Name        | Function                  | Notes                                    |
|-----|-------------|---------------------------|--|
| 3   | PDN_ADT     | Power up Tiny ADC         | 0: Power down.<br>1: Power up            |
| 4   | SEL_ADT     | Signal selection for TADC | 0: Connect to IOE6<br>1: Connect to IOE7 |
| 5   | ADTREF1_SEL | REF1 of TADC selection    | 0: 0.9V<br>1: 0.7V                       |
| 6   | ADTREF2_SEL | REF2 of TADC selection    | 0: 1.8V<br>1: 1.6V                       |
| 7   | ADTREF3_SEL | REF3 of TADC selection    | 0: 2.7V<br>1: 2.5V                       |

### 11.5.2. ANA\_CMPOUT Register

Table 11-3 Description of ANA\_CMPOUT Register for TADC

| Bit   | Name  | Type | Description  | Default |
|-------|-------|------|--|---------|
| 15:14 | TADCO | R    | <p>Tiny ADC output.</p> <p>For example, if all the ADTREFx_SEL set to 0, TADCO value as follows.</p> <p>When signal &lt;0.9V, TADCO =0,</p> <p>When signal &gt;0.9V &amp;&amp; &lt;1.8V, TADCO =1,</p> <p>When signal &gt;1.8V &amp;&amp; &lt;2.7V, TADCO =2,</p> <p>When signal &gt;2.7V, TADCO =3.</p> | -       |

### 11.5.3. ANA\_INSTS Register

**Table 11-4 Description of ANA\_INTSTS Register for TADC**

| Bit   | Name     | Type | Description   | Default |
|-------|----------|------|---|---------|
| 31:14 |          |      | Reserved.   | 0       |
| 13    | INTSTS13 | R/C  | <p>TADC change over-threshold interrupt. This interrupt will be set when the TADC is rising or falling and the change value compare to previous cycle is larger than or equal to the threshold setting in the TADCTH in ANA_MISC register, this interrupt flag will be set.</p> <p>Read 0: No TADC over threshold interrupt.</p> <p>Read 1: TADC over threshold is happened.</p> <p>Write 0: No effect.</p> <p>Write 1: Clear this bit.</p> | 0x0     |

### 11.5.4. ANA\_INTEN Register

**Table 11-5 Description of ANA\_INTEN Register for TADC**

| Bit   | Name    | Type | Description   | Default |
|-------|---------|------|---|---------|
| 31:14 |         |      | Reserved.   | 0       |
| 13    | INTEN13 | R/W  | <p>Interrupt and wake-up enable control of TADC change over or equal to threshold.</p> <p>0: Disable TADC interrupt and wake-up.</p> <p>1: Enable TADC interrupt and wake-up.</p> | 0x0     |

### 11.5.5. ANA\_MISC Register

**Table 11-6 Description of ANA\_MISC Register**

| Bit  | Name    | Type | Description  | Default |
|------|---------|------|--|---------|
| 31:6 |         |      | Reserved.  | 0       |
| 5:4  | TADCTH* | R/W  | TADC threshold setting. This register controls the threshold of TADC's interrupt. The TADC is using internal 32K RC as clock source to sample external signal, when TADC's interrupt is enable and the difference of two continuous cycles is larger than or | 0x0     |

|     |  |  |  |   |
|-----|--|--|--|---|
|     |  |  | equal to TADCTH, the INTSTS13 will be set and an interrupt will be asserted. |   |
| 3:0 |  |  | Reserved.  | 0 |

**Note\*:** Bit3:0 of ANA\_MISC register should be set 0 all the time.

# 12. PMU\_WDT Unit

## 12.1. Introduction

In the V85XX, the embedded 16-bit watchdog timer (WDT) counting pulses of the 32kHz RTCCLK clock.

When the program gets stuck somewhere, the timer overflows and reset the system to cause the program start from the beginning. WDT's reset level is the same as POR reset, it can provide chip's internal reset.

## 12.2. Features

--WDT counting period:2s\1s\0.5s\0.25s.

--Password protection to avoid close WDT in un-expected event.

## 12.3. WDT State in Different Modes

For different mode, the enable or disable of WDT module will be controlled by hardware or software, the following table shows the detail of WDT status under each mode when MODE (PMU\_STS register bit24) is 1. If MODE (PMU\_STS register bit24) is 0, WDT is invalid in all modes.

**Table 12-1 WDT Enable or Disable in Different Modes (MODE=1)**

| WDT   | Power modes        |                                   |                                   |                                   |                                   |
|-------|--------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|
|       | RTC only           | Deep sleep                        | Sleep                             | IDLE                              | Active                            |
| State | Invalid            | ON( WDTEN = 1)<br>OFF( WDTEN = 0) |
| WDT   | Exit RTC only mode | Wake up from different modes      |                                   |                                   |                                   |
|       |                    | Deep sleep                        | Sleep                             | IDLE                              |                                   |
| State | ON                 | ON                                | ON                                | ON                                | ON( WDTEN = 1)<br>OFF( WDTEN = 0) |

## 12.4. Block Diagram

## 12.5. Register Location

**Table 12-2 Register Location of the PMU\_WDT Controller (PMU Base: 0x40014000)**

| Name        | Type | Address | Description                      | Default    |
|-------------|------|---------|----------------------------------|------------|
| PMU_WDTPASS | R/W  | 0x0040  | Watch dog timing unlock register | 0x00000000 |
| PMU_WDTEN   | R/W  | 0x0044  | Watch dog timer enable register  | 0x1        |
| PMU_WDTCLR  | W    | 0x0048  | Watch dog timer clear register   | 0x0000     |

## 12.6. Register Definitions

### 12.6.1. PMU\_WDTPASS Register

**Table 12-3 Description of PMU\_WDTPASS Register**

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:1 |        |      | Reserved.   | 0       |
| 0    | UNLOCK | R    | This bit indicates the watch dog timer enable register has been unlocked and is ready to change the watch dog enable control register. To set this bit to 1, programmer should write 0xAA5555AA to this register. This bit will be cleared immediately after any register write to any PMU control register, including ICE write, so programmer should set the PMU_WDTEN immediately after the UNLOCK bit is set to 1, otherwise the UNLOCK procedure should start again. | 0x0     |

### 12.6.2. PMU\_WDTEN Register

**Table 12-4 Description of PMU\_WDTEN Register**

| Bit  | Name   | Type | Description  | Default |
|------|--------|------|--|---------|
| 31:4 |        |      | Reserved.  | 0       |
| 3:2  | WDTSEL | R/W  | This register is used to control the WDT counting period.<br>0: 2 secs | 0x0     |

|   |       |     |   |     |
|---|-------|-----|---|-----|
|   |       |     | 1: 1 sec<br>2: 0.5 secs<br>3: 0.25 secs<br><br>To change the value of this register, UNLOCK bit of PMU_WDTPASS should be set to 1 first.    |     |
| 1 |       |     | Reserved.   | 0   |
| 0 | WDTEN | R/W | This bit indicates the watch dog timer is enable. To change the value of this register, UNLOCK bit of PMU_WDTPASS should be set to 1 first. | 0x1 |

### 12.6.3. PMU\_WDTCLR Register

Table 12-5 Description of PMU\_WDTCLR Register

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:16 |        |      | Reserved.  | 0       |
| 15:0  | WDTCNT | R/C  | This register shows the current counter value of watchdog timer. When this timer count to limit value set by WDTSEL, the WDT will issue a system reset. So programmer should clear this timer in a regulator time to avoid WDT reset. To clear this timer programmer should write 0x55AAAA55 to this register. During debug mode, this register will be cleared to 0 automatically and no WDT reset will be issued under the debug mode. | 0x0     |

# 13. RTC Controller

## 13.1. Introduction

The RTC controller is used to control time calculation and RTC auto calibration function. The time calculation function can realize the year, month, week, day, hour, minute, second automatically calculation function and the leap year detection. The auto calibration function can realize background calibration function which can detect temperature and adjust one second clock period to compensate the clock shift caused by temperature variation. There are also multi-second, multi-minutes, and multi-hours auto wake-up timer embedded in the RTC engine.

## 13.2. Feature

- BCD format Time Calculation from second to year.
- Automatically leap year detection.
- Automatic temperature detection and 32768 frequency compensation.
- Programmable multiple wake-up source.
- Initialize calibration engine for manufactory.
- RTC clock scaling for lower power consumption under sleep/deep-sleep mode.

## 13.3. Block Diagram




Figure 13-1 Functional Block Diagram of RTC Controller

## 13.4. Reading and Writing of RTC Register

### 13.4.1. Writing of RTC

In the V85XX, some RTC registers are protected by write protection, including RTC timing registers and RTC calibration registers and so on. For details, please refer to the table 13-1.

The MCU must write of these registers following steps as:

1. User must wait until BSY (bit1 of register RTC\_CE) is 0, to ensure the state of RTC is idle;
2. Writing 0x5AA55AA5 to the register RTC\_PWD to enable the RTC\_CE port's access;
3. Writing 0xA55AA55B to the register RTC\_CE to enable writing of write protection registers.
4. Configuring write protection registers. RTC\_SEC ~ RTC\_YEAR register should be configured together;
5. Writing 0x5AA55AA5 to the register RTC\_PWD to enable the RTC\_CE port's access;
6. Writing 0xA55AA55A to the register RTC\_CE to clear CE (bit0 of register RTC\_CE) flag, and BSY (bit1 of register RTC\_CE) flag will be set immediately after the CE is cleared from 1 to 0. After CE is cleared to 0, the contents of write protection registers update to RTC core will be start. The update procedure take around 3 32K period, which is around 100us.
7. User must wait until BSY (bit1 of register RTC\_CE) cleared to 0 automatically after sixth step

configuration, to ensure RTC update is done.

The MCU can write a register that without write protection directly.

### 13.4.2. Reading of RTC

RTC timing registers are protected from reading. For details, please refer to the table 13-1.

To read the timing registers, the MCU must read these registers following steps as:

1. User must wait until BSY (bit1 of register RTC\_CE) is 0, to ensure the state of RTC is idle;
2. The MCU must read register RTC\_LOAD firstly, BSY (bit1 of register RTC\_CE) will be set immediately when RTC\_LOAD port is read by MCU. BSY will cleared automatically after the read procedure is done, the read procedure take around 3 32K period, which is around 100  $\mu$ S;
3. After the read procedure of RTC\_LOAD is done, the current timed will be latched and programmer can read data from RTC\_SEC ~ RTC\_YEAR register.

The MCU can read a register that without read protection directly.

## 13.5. Register Location

The following table shows the register location of each register. The column "Write Protect" means the register can only be written when CE is set to 1, and will be updated to RTC core only when CE is cleared to 0. The column "Read protect" means the value in these register will be updated only when RTC\_LOAD port is read and BSY bit is cleared to 0.

**Table 13-1 Register Location of RTC Controller (RTC Base: 0x40014800)**

| Name        | Type | Address | Description                  | Default    | Write Protect | Read Protect |
|-------------|------|---------|------------------------------|------------|---------------|--------------|
| RTC_SEC     | R/W  | 0x0000  | RTC second register          | --         | V             | V            |
| RTC_MIN     | R/W  | 0x0004  | RTC minute register          | --         | V             | V            |
| RTC_HOUR    | R/W  | 0x0008  | RTC hour register            | --         | V             | V            |
| RTC_DAY     | R/W  | 0x000C  | RTC day register             | --         | V             | V            |
| RTC_WEEK    | R/W  | 0x0010  | RTC week-day register        | --         | V             | V            |
| RTC_MON     | R/W  | 0x0014  | RTC month register           | --         | V             | V            |
| RTC_YEAR    | R/W  | 0x0018  | RTC year register            | --         | V             | V            |
| RTC_WKUSEC  | R/W  | 0x0020  | RTC wake-up second register  | 0x00       | V             |              |
| RTC_WKUMIN  | R/W  | 0x0024  | RTC wake-up minute register  | 0x00       | V             |              |
| RTC_WKUHOUR | R/W  | 0x0028  | RTC wake-up hour register    | 0x00       | V             |              |
| RTC_WKUCNT  | R/W  | 0x002C  | RTC wake-up counter register | 0x00000000 | V             |              |

|            |     |        |  |            |   |  |
|------------|-----|--------|--|------------|---|--|
| RTC_CAL    | R/W | 0x0030 | RTC calibration register                                 | --         | V |  |
| RTC_DIV    | R/W | 0x0034 | RTC PLL divider register                                 | 0x00000000 |   |  |
| RTC_CTL    | R/W | 0x0038 | RTC PLL divider control register                         | 0x0        |   |  |
| RTC_PWD    | R/W | 0x0044 | RTC password control register                            | 0x00000000 |   |  |
| RTC_CE     | R/W | 0x0048 | RTC write enable control register                        | 0x0        |   |  |
| RTC_LOAD   | R/W | 0x004C | RTC read enable control register                         | --         |   |  |
| RTC_INTSTS | R/W | 0x0050 | RTC interrupt status control register                    | 0x000      |   |  |
| RTC_INTEN  | R/W | 0x0054 | RTC interrupt enable control register                    | 0x000      |   |  |
| RTC_PSCA   | R/W | 0x0058 | RTC clock pre-scaler control register                    | 0x0        | V |  |
| RTC_ACCTRL | R/W | 0x0080 | RTC auto-calibration control register                    | 0x0000     | V |  |
| RTC_ACTI   | R/W | 0x0084 | RTC auto-calibration center temperature control register | 0x1800     | V |  |
| RTC_ACF200 | R/W | 0x0088 | RTC auto-calibration 200*frequency control register      | 0x640000   | V |  |
| RTC_ACADCW | R/W | 0x008C | RTC auto-calibration manual ADC value control register   | 0x0000     | V |  |
| RTC_ACPO   | R/W | 0x0090 | RTC auto-calibration parameter 0 control register        | 0x0000     | V |  |
| RTC_ACP1   | R/W | 0x0094 | RTC auto-calibration parameter 1 control register        | 0x0000     | V |  |
| RTC_ACP2   | R/W | 0x0098 | RTC auto-calibration parameter 2 control register        | 0x0000     | V |  |
| RTC_ACP3   | R   | 0x009C | RTC auto-calibration parameter 3 control register        | 0x0000     |   |  |
| RTC_ACP4   | R/W | 0x00A0 | RTC auto-calibration parameter 4 control register        | 0x0000     | V |  |
| RTC_ACP5   | R/W | 0x00A4 | RTC auto-calibration parameter 5 control register        | 0x0000     | V |  |
| RTC_ACP6   | R/W | 0x00A8 | RTC auto-calibration parameter 6 control register        | 0x0000     | V |  |
| RTC_ACP7   | R/W | 0x00AC | RTC auto-calibration parameter 7 control register        | 0x0000     | V |  |

|             |     |        |   |            |   |  |
|-------------|-----|--------|---|------------|---|--|
| RTC_ACK1    | R/W | 0x00B0 | RTC auto-calibration parameter k1 control register          | 0x0000     | V |  |
| RTC_ACK2    | R/W | 0x00B4 | RTC auto-calibration parameter k2 control register          | 0x0000     | V |  |
| RTC_ACK3    | R/W | 0x00B8 | RTC auto-calibration parameter k3 control register          | 0x0000     | V |  |
| RTC_ACK4    | R/W | 0x00BC | RTC auto-calibration parameter k4 control register          | 0x0000     | V |  |
| RTC_ACK5    | R/W | 0x00C0 | RTC auto-calibration parameter k5 control register          | 0x0000     | V |  |
| RTC_ACTEMP  | R   | 0x00C4 | RTC auto-calibration calculated temperature register        | 0x0000     | V |  |
| RTC_ACPPM   | R   | 0x00C8 | RTC auto-calibration calculated PPM register                | 0x0000     | V |  |
| RTC_WKUCNTR | R   | 0x00CC | This register is used to represent the current WKUCNT value | 0x000000   |   |  |
| RTC_ACKTEMP | R/W | 0x00D0 | RTC auto-calibration k temperature section control register | 0x3C2800EC | V |  |

## 13.6. Register Definition

### 13.6.1. RTC\_SEC/MIN/DAY/WEEK/MONTH/YEAR

#### Register

The time register is following the BCD encode, where the bit 7~4 is represent the 10's digit and bit 3~0 is for 1's digit. The value in these register can be set only when CE is high, and it will be update to RTC core only when the CE is cleared from 1 to 0. To read current time, programmer should process a read operation to RTC\_LOAD register, and wait until the BSY bit is cleared. Otherwise, the register value will be invalid.

**Table 13-2 Description of RTC\_SEC/MIN/DAY/WEEK/MONTH/YEAR Register**

| Register |               | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|----------|---------------|------|------|------|------|------|------|------|------|
| 0x0000   | RTC_SEC, 0~59 | -    | S40  | S20  | S10  | S8   | S4   | S2   | S1   |
| 0x0004   | RTC_MIN, 0~59 | -    | M40  | M20  | M10  | M8   | M4   | M2   | M1   |
| 0x0008   | RTC_HOUR,0~23 | -    | -    | H20  | H10  | H8   | H4   | H2   | H1   |
| 0x000C   | RTC_DAY, 1~31 | -    | -    | D20  | D10  | D8   | D4   | D2   | D1   |

| Register |                 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|----------|-----------------|------|------|------|------|------|------|------|------|
| 0x0010   | RTC_WEEK, 0~6   | -    | -    | -    | -    | -    | W4   | W2   | W1   |
| 0x0014   | RTC_MON, 1~12   | -    | -    | -    | Mo10 | Mo8  | Mo4  | Mo2  | Mo1  |
| 0x0018   | RTC_YEAR, 00~99 | Y80  | Y40  | Y20  | Y10  | Y8   | Y4   | Y2   | Y1   |
| Default  |                 | X    | X    | X    | X    | X    | X    | X    | X    |

"week" can only be set by user, RTC will not detect automatically. After initialize setting, RTC will increase the week count automatically. For example, when user set 2010/1/1 as Friday, RTC will detect 2010/01/02 as Saturday. W4/W2/W1:000, Sunday; 001, Monday; 010, Tuesday; 011, Wednesday; 100, Thursday; 101, Friday; 110, Saturday.

System can only set the last two digit of year, for example, when setting year 2010, RTC\_YEAR should be set as 0b00010000.

### 13.6.2. RTC\_WKUSEC Register

Table 13-3 Description of RTC\_WKUSEC Register

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:6 |        |      | Reserved.   | 0       |
| 5:0  | WKUSEC | R/W  | This register is used to control the multi-second wake-up function. The wake-up period is (WKUSEC + 1)*1 second. When the INTEN[2] is 1 and the internal wake-up second count is reach the target value, the INTSTS[2] will be set to 1 and wake-up signal will be asserted to PMU controller. For the first interrupt generated by WKUSEC, it may have < 1 sec error if the new WKUSEC number is not equal to current WKUSEC number. If the new WKUSEC is equal to current WKUSEC, the first interrupt time may have 0~(WKUSEC +1) variation. To avoid this problem, set an alternative value (like 0) to this register and update it with RTC_CE operation. Then set the correct value to it. | 0x00    |

### 13.6.3. RTC\_WKUMIN Register

Table 13-4 Description of RTC\_WKUMIN Register

| Bit  | Name   | Type | Description                                       | Default |
|------|--------|------|---|---------|
| 31:6 |        |      | Reserved.   | 0       |
| 5:0  | WKUMIN | R/W  | This register is used to control the multi-minute | 0x00    |

|  |  |  |  |  |
|--|--|--|--|--|
|  |  |  | wake-up function. The wake-up period is (WKUMIN + 1)*1 minute. When the INTEN[3] is 1 and the internal wake-up minute count is reach the target value, the INTSTS[3] will be set to 1 and wake-up signal will be asserted to PMU controller. For the first interrupt generated by WKUMIN, it may have < 1 minute error if the new WKUMIN number is not equal to current WKUMIN number. If the new WKUMIN is equal to current WKUMIN, the first interrupt time may have 0~(WKUMIN +1) variation. To avoid this problem, set an alternative value (like 0) to this register and update it with RTC_CE operation. Then set the correct value to it. |  |
|--|--|--|--|--|

### 13.6.4. RTC\_WKUHOUR Register

Table 13-5 Description of RTC\_WKUHOUR Register

| Bit  | Name    | Type | Description   | Default |
|------|---------|------|---|---------|
| 31:5 |         |      | Reserved.   | 0       |
| 4:0  | WKUHOUR | R/W  | This register is used to control the multi-hour wake-up function. The wake-up period is (WKUHOUR + 1)*1 hour. When the INTEN[4] is 1 and the internal wake-up hour count is reach the target value, the INTSTS[4] will be set to 1 and wake-up signal will be asserted to PMU controller. For the first interrupt generated by WKUHOUR, it may have < 1 hour error if the new WKUHOUR number is not equal to current WKUHOUR number. If the new WKUHOUR is equal to current WKUHOUR, the first interrupt time may have 0~(WKUHOUR +1) variation. To avoid this problem, set an alternative value (like 0) to this register and update it with RTC_CE operation. Then set the correct value to it. | 0x00    |

### 13.6.5. RTC\_WKUCNT Register

Table 13-6 Description of RTC\_WKUCNT Register

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:26 |        |      | Reserved.  | 0       |
| 25:24 | CNTSEL | R/W  | This is register is used to set the counter clock of WKUCNT. | 0x0     |

|      |        |     |  |        |
|------|--------|-----|--|--------|
|      |        |     | <p>When PSCA is 0.</p> <p>0: Counter clock is 32768Hz</p> <p>1: Counter clock is 2048Hz.</p> <p>2: Counter clock is 512Hz</p> <p>3: Counter clock is 128Hz</p> <p>When PSCA is 1.</p> <p>0: Counter clock is 8192Hz</p> <p>1: Counter clock is 2048Hz.</p> <p>2: Counter clock is 512Hz</p> <p>3: Counter clock is 128Hz</p>                 |        |
| 23:0 | WKUCNT | R/W | This register is used to control the 32K counter wake-up function. The wake-up period is (WKUCNT + 1)*Counter Clock Cycle. The counter clock is controlled by CNTSEL. When the INTEN[6] is 1 and the internal wake-up count is reach the target value, the INTSTS[6] will be set to 1 and wake-up signal will be asserted to PMU controller. | 0x0000 |

### 13.6.6. RTC\_CAL Register

Table 13-7 Description of RTC\_CAL Register

| Bit   | Name | Type | Description   | Default |
|-------|------|------|---|---------|
| 31:14 |      |      | Reserved.   | 0       |
| 13:0  | CAL  | R/W  | RTC 32768 calibration register, this register is a 14 bits signed value. The RTC engine will do calibration for every 30 seconds, the internal counter will count 32768 times during 1~29 second. At the 30 second, it will count [32768-(CAL-1)] for a second, so it can let the average 1 second pulse in 30 seconds become an accurate 1 second pulse. The PPM resolution of the CAL register is 1.02ppm, and the adjustable range is ±8332.3ppm (±12 minutes/day). When the auto-calibration function is enabled, this register will be updated automatically by the auto-calibration engine. | --      |

## 13.6.7. RTC\_DIV Register

**Table 13-8 Description of RTC\_DIV Register**

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:26 |        |      | Reserved.  | 0       |
| 25:0  | RTCDIV | R/W  | This register is used to generate divider output. The output frequency is PCLK/(2*(RTCDIV+1)). | 0x0000  |

## 13.6.8. RTC\_CTL Register

**Table 13-9 Description of RTC\_CTL Register**

| Bit  | Name     | Type | Description  | Default |
|------|----------|------|--|---------|
| 31:3 |          |      | Reserved.  | 0       |
| 2    | RTCPLLOE | R/W  | RTC_PLLDIV Divider output enable, this register is used to control the RTC_PLLDIV output.<br><br>0: Disable RTC_PLLDIV output.<br><br>1: Enable RTC_PLLDIV output.<br><br>The RTC_PLLDIV output is at IOA[3] or IOA[7], the PMU_IOASEL bit 3 or 7 should also be set to 1 when RTC_PLLDIV output is enabled. | 0x0     |
| 1:0  |          |      | Reserved.  | 0x0     |

## 13.6.9. RTC\_PWD Register

**Table 13-10 Description of RTC\_PWD Register**

| Bit  | Name  | Type | Description  | Default |
|------|-------|------|--|---------|
| 31:1 |       |      | Reserved.  | 0       |
| 0    | PWDEN | R    | This register is used to protect the RTC_CE port's access. Before access the RTC_CE, programmer should write 0x5AA55AA5 to this port, and the PWDEN will be set to 1. This bit will be cleared automatically after any write to RTC_CE port. Which means programmer should write to this port again before next access to RTC_CE port. | 0x0     |

### 13.6.10. RTC\_CE Register

**Table 13-11 Description of RTC\_CE Register**

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:2 |      |      | Reserved.  | 0       |
| 1    | BSY  | R    | This flag is used to indicate the RTC update procedure or RTC read procedure is ongoing. This bit will be set immediately after the CE is cleared from 1 to 0 or when RTC_LOAD port is read by CPU. This bit will be cleared automatically after the read or write procedure is done. Programmer can poll this bit to know if the RTC update is done or not. The update or read procedure take around 3 32K period, which is around 100 $\mu$ s. | 0x0     |
| 0    | CE   | R    | This register is used to unlock the access to RTC register. This register can be only when PWDEN is set to 1 and 0xA55AA55B is written to this register. After this bit is set to 1, the RTC register can be programmed, but the actual update to RTC core will be start after this bit is cleared to 0. To clear this bit, the PWDEN should be set to 1 and 0xA55AA55A should be written to this register.                                      | 0x0     |

### 13.6.11. RTC\_LOAD Register

**Table 13-12 Description of RTC\_LOAD Register**

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:0 | LOAD | R/W  | This register is used to let RTC engine read data from RTC core. When programmer read from this port, the current time will be latched and programmer can read data from RTC_SEC ~ RTC_YEAR register. The read procedure will takes 3 RTCCLK cycles, programmer can check the BSY bit to know if the procedure is done. The read data from this port is invalid. | --      |

### 13.6.12. RTC\_INTSTS Register

**Table 13-13 Description of RTC\_INTSTS Register**

| Bit | Name | Type | Description | Default |
|-----|------|------|-------------|---------|
|     |      |      |             |         |

|       |         |     |   |     |
|-------|---------|-----|---|-----|
| 31:10 |         |     | Reserved.   | 0   |
| 9     | ACBSY   | R   | Auto-calibration busy flag.   | 0x0 |
| 8     | INTSTS8 | R/C | Interrupt status 8, this interrupt will be set when an illegal write to CE register is happened. The illegal write means the BSY bit is still 1 but CE is set to 1 again or RTC_LOAD port is read again. Write 1 to clear this bit. |     |
| 7     | INTSTS7 | R/C | Interrupt status 7, this interrupt will be set when an auto calibration is done. Write 1 to clear this bit.   | 0x0 |
| 6     | INTSTS6 | R/C | Interrupt status 6, this interrupt will be set when 32K counter interrupt period set by WKUCNT is reach. Write 1 to clear this bit.   | 0x0 |
| 5     | INTSTS5 | R/C | Interrupt status 5, this interrupt will be set when mid-night (00:00) is reach. Write 1 to clear this bit.  | 0x0 |
| 4     | INTSTS4 | R/C | Interrupt status 4, this interrupt will be set when multi-hour interrupt period set by WKUHOUR is reach. Write 1 to clear this bit.   | 0x0 |
| 3     | INTSTS3 | R/C | Interrupt status 3, this interrupt will be set when multi-minute interrupt period set by WKUMIN is reach. Write 1 to clear this bit.  | 0x0 |
| 2     | INTSTS2 | R/C | Interrupt status 2, this interrupt will be set when multi-second interrupt period set by WKUSEC is reach. Write 1 to clear this bit.  | 0x0 |
| 1     | INTSTS1 | R/C | Interrupt status 1, this interrupt will be set when illegal time format is written into RTC core. Write 1 to clear this bit.  | 0x0 |
| 0     |         |     | Reserved.   | 0   |

### 13.6.13. RTC\_INTEN Register

Table 13-14 Description of RTC\_INTEN Register

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:9 |        |      | Reserved.   | 0       |
| 8    | INTEN8 | R/W  | Interrupt enable 8, when this bit is 1, the INTSTS8 interrupt will be asserted to CPU | 0x0     |
| 7    | INTEN7 | R/W  | Interrupt enable 7, when this bit is 1, the INTSTS7 interrupt will be asserted to CPU | 0x0     |

|   |        |     |  |     |
|---|--------|-----|--|-----|
|   |        |     | up signal will be asserted to PMU controller.  |     |
| 6 | INTEN6 | R/W | Interrupt enable 6, when this bit is 1, the INTSTS6 interrupt will be asserted to CPU and wake-up signal will be asserted to PMU controller. | 0x0 |
| 5 | INTEN5 | R/W | Interrupt enable 5, when this bit is 1, the INTSTS5 interrupt will be asserted to CPU and wake-up signal will be asserted to PMU controller. | 0x0 |
| 4 | INTEN4 | R/W | Interrupt enable 4, when this bit is 1, the INTSTS3 interrupt will be asserted to CPU and wake-up signal will be asserted to PMU controller. | 0x0 |
| 3 | INTEN3 | R/W | Interrupt enable 3, when this bit is 1, the INTSTS3 interrupt will be asserted to CPU and wake-up signal will be asserted to PMU controller. | 0x0 |
| 2 | INTEN2 | R/W | Interrupt enable 2, when this bit is 1, the INTSTS2 interrupt will be asserted to CPU and wake-up signal will be asserted to PMU controller. | 0x0 |
| 1 | INTEN1 | R/W | Interrupt enable 1, when this bit is 1, the INTSTS1 interrupt will be asserted to CPU and wake-up signal will be asserted to PMU controller. | 0x0 |
| 0 |        |     | Reserved.  | 0   |

### 13.6.14. RTC\_PSCA Register

Table 13-15 Description of RTC\_PSCA Register

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:2 |      |      | Reserved.  | 0       |
| 1:0  | PSCA | R/W  | <p>This register is used to control the RTCCLK pre-scaler. When slow down the RTCCLK, it can significantly reduce the power under sleep or deep-sleep mode.</p> <p>0: No pre-scaler, RTC clock is 32768 Hz.</p> <p>1: 1/4 pre-scaler, RTC clock is 8192 Hz.</p> <p>2~3: Reserved.</p> <p>When this register is set, all modules which is using RTCCLK will be affected. The RTC time counter and LCD frame rate will be automatically adjusted by hardware, so no need to modify the setting. But the RTC_WKUCNT's input clock will be changed, so programmer should modify the corresponded</p> | 0x0     |

|  |  |  |  |  |
|--|--|--|--|--|
|  |  |  | setting. And the UART 32K baud rate register need to be re-calculated according to new RTCCLK speed. |  |
|--|--|--|--|--|

### 13.6.15. RTC\_ACCTRL Register

**Table 13-16 Description of RTC\_ACCTRL Register**

| Bit   | Name   | Type | Description   | Default |
|-------|--------|------|---|---------|
| 31:14 |        |      | Reserved.   | 0       |
| 13:8  | ACPER  | R/W  | Auto trigger period control register, the actual period is controlled by (ACPER + 1)*ACCLK. For example, when ACCLK is set to 2 (1 minute), and ACPER is set to 5, then the auto trigger period is (5+1)*1 minute = 6 minutes.  | 0x0     |
| 7:6   | ACDEL  | R/W  | Auto-calibration delay period selection, before doing auto-calibration, a specified delay will be applied to ensure the main power is stable.<br>0: Delay 15.625ms.<br>1: Delay 31.25ms.<br>2: Delay 62.5ms.<br>3: Delay 125ms. | 0x0     |
| 5:4   | ACCLK  | R/W  | Auto-trigger clock source selection.<br>0: Disable auto trigger function.<br>1: Auto trigger count clock is 1second.<br>2: Auto trigger count clock is 1 minute.<br>3: Auto trigger count clock is 1 hour.                      | 0x0     |
| 3     | ADCSEL | R/W  | ADC source select register.<br>0: From ADC read data.<br>1: From port RTC_ADCW.   | 0x0     |
| 2     |        |      | Reserved.   | 0       |
| 1     | MANU   | R/W  | Auto-calibration manual trigger function. Write 1 to this register will trigger an auto-calibration procedure. This bit will be cleared to 0 when the procedure is done.  | 0x0     |
| 0     | ACEN   | R/W  | Auto-calibration enable control register.<br>0: Disable auto-calibration function. Automatic triggering should be disabled before auto-   | 0x0     |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | calibration function is disabled.<br>1: Enable auto-calibration function. |  |
|--|--|--|---|--|

### 13.6.16. RTC\_ACTI Register

**Table 13-17 Description of RTC\_ACTI Register**

| Bit   | Name | Type | Description   | Default |
|-------|------|------|---|---------|
| 31:16 |      |      | Reserved.   | 0       |
| 15:0  | ACTI | R/W  | Auto-calibration Ti control register. This register is used to store the Ti value which is used as the center temperature during calibration. This register is 8 bits integer and 8 bits fraction value. This register can be updated only when CE is 1, and should be a fixed value when ACEN is 1. For example, 0x1800 means 24.5 degree ( $24.5 \times 256 = 6272 = 0x1800$ ), 0xE780 means -24.5 degree ( $\sim 0x1880 + 1 = 0xE780$ ). | 0x1800  |

### 13.6.17. RTC\_ACF200 Register

**Table 13-18 Description of RTC\_ACF200 Register**

| Bit   | Name | Type | Description  | Default  |
|-------|------|------|--|----------|
| 31:26 |      |      | Reserved.  | 0        |
| 25:0  | F200 | R/W  | Auto-calibration F200 control register. This register is used to store the current PCLK speed value which is used for the calculation of PLLDIV value. This register is 26 bits integer. For example, when current PCLK speed is 6.5536MHz, then programmer should fill $6553600/2 = 0x320000$ into this register. At the same time, the P6 should also be changed according to the following equation.<br><br>$P6 = 0.0004096 * F200.$<br><br>This register can be updated only when CE is 1, and should be fixed value when ACEN is 1. | 0x640000 |

### 13.6.18. RTC\_ACADCW Register

**Table 13-19 Description of RTC\_ACADCW Register**

| Bit   | Name | Type | Description   | Default |
|-------|------|------|---|---------|
| 31:16 |      |      | Reserved.   | 0       |
| 15:0  | ADCW | R/W  | Auto-calibration manual ADC value control register. This register is used to store the manual ADC value which is used for the calculation for temperature. By default, the auto-calibration engine will read the ADC value automatically, but if programmer wishes to control the ADC value manually, this register can be used to control the ADC value read by the engine. This register is 16 bits integer. This register is valid only when ADCSEL is set to 1. | 0x000   |

## 13.6.19. RTC\_ACPx Register

Table 13-20 Description of RTC\_ACPx Register

| Bit  | Name  | Type | Description   | Default |
|------|-------|------|---|---------|
| 31:0 | P0~P7 | R/W  | The P0~P7 registers are used for auto-calibration. Only P2 is 32 bits signed value, other P0~P7 is 16 bits signed value. P3 is read only and will be updated automatically according to calculated temperature. These registers can be updated only when CE is 1, and should be fixed value when ACEN is 1. The P0~P7 (exclude P3) will be updated automatically when power-up or wake-up from deep-sleep mode. Please refer to FLASH control section for detail. | 0x0000  |

## 13.6.20. RTC\_ACKx Register

Table 13-21 Description of RTC\_ACKx Register

| Bit   | Name  | Type | Description   | Default |
|-------|-------|------|---|---------|
| 31:16 |       |      | Reserved.   | 0       |
| 15:0  | K1~K5 | R/W  | The K1~K5 registers are used for auto-calibration. These registers are 16 bits signed register. Hardware will auto select a suitable Kx according to calculated temperature T and update to RTC_ACP3 register.<br><br>K1: T < KTEMP1.<br><br>K2: KTEMP1 ≤ T < KTEMP2. | 0x0000  |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | <p>K3: KTEMP2≤T&lt; KTEMP3.</p> <p>K4: KTEMP3≤T&lt; KTEMP4.</p> <p>K5: T≥KTEMP4.</p> <p>These registers can be updated only when CE is 1, and should be fixed value when ACEN is 1.</p> |  |
|--|--|--|---|--|

### 13.6.21. RTC\_ACKTEMP Register

Table 13-22 Description of RTC\_ACKTEMP Register

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:24 | KTEMP4 | R/W  | This register is used to control the section 4 temperature. This is a signed 8 bits value. This register can be updated only when CE is 1, and should be a fixed value when ACEN is 1. | 0x3C    |
| 23:16 | KTEMP3 | R/W  | This register is used to control the section 3 temperature. This is a signed 8 bits value. This register can be updated only when CE is 1, and should be a fixed value when ACEN is 1. | 0x28    |
| 15:8  | KTEMP2 | R/W  | This register is used to control the section 2 temperature. This is a signed 8 bits value. This register can be updated only when CE is 1, and should be a fixed value when ACEN is 1. | 0x00    |
| 7:0   | KTEMP1 | R/W  | This register is used to control the section 1 temperature. This is a signed 8 bits value. This register can be updated only when CE is 1, and should be a fixed value when ACEN is 1. | 0xEC    |

### 13.6.22. RTC\_ACTEMP Register

Table 13-23 Description of RTC\_ACTEMP Register

| Bit   | Name | Type | Description   | Default |
|-------|------|------|---|---------|
| 31:16 |      |      | Reserved.   | 0       |
| 15:0  | TEMP | R    | This register is used to store the calculated result of current temperature, and this is a 16 bits signed value. This register will be updated automatically after the auto-calibration procedure is done. The format in this register is 8 bits integer and 8 bits fraction signed value. The actual temperature is equal to T/256.0. For example, 0x1880 means 24.5 | 0x0000  |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | degree( $24.5 \times 256 = 6272 = 0x1880$ ), 0xE780 means -24.5 degree( $\sim 0x1880 + 1 = 0xE780$ ). |  |
|--|--|--|---|--|

### 13.6.23. RTC\_ACPPM Register

**Table 13-24 Description of RTC\_ACPPM Register**

| Bit   | Name | Type | Description   | Default |
|-------|------|------|---|---------|
| 31:16 |      |      | Reserved.   | 0       |
| 15:0  | PPM  | R    | This register is used to store the calculated result the offset of 32768 external crystal's current temperature. This register will be updated automatically after the auto-calibration procedure is done. This register is a 16-bit signed value and the unit of this register is 0.1 PPM. | 0x0000  |

### 13.6.24. RTC\_WKUCNTR Register

**Table 13-25 Description of RTC\_WKUCNTR Register**

| Bit   | Name    | Type | Description   | Default |
|-------|---------|------|---|---------|
| 31:24 |         |      | Reserved.   | 0       |
| 23:0  | WKUCNTR | R    | This register is used to represent the current WKUCNT value. WKUCNTR increases from 0 to WKUCNT. Accumulating from 0, after reaching the WKUCNT setting value, continue to accumulate from 0 again. | --      |

## 13.7. Info information register (Related to RTC-Cal)

The RTC calibration data is stored in Info Sector 4 (0x40800). The address 0x40800 ~ 0x409FF data is written by SP606 tool (offline download and RTC calibration). Other data is written before leaving factory. The following table shows the details of this information.

Info Sector data can only be read and cannot be written. All information has a backup. The first data in the form is expressed in 1, and second copies in 2. Each data has a checksum data. Checksum algorithm: add up each data, and reverse the result.

**Table 13-26 Info Information Register (Related to RTC-Cal)**

| Address    | Sign | Data                            | Description   |
|------------|------|---------------------------------|---|
| 0x00040800 | P4   | RTC normal temperature offset 1 | Load low 16 bits to RTC_ACP4 register, such as 0. unit(0.1ppm), |

|            |    |  |   |
|------------|----|--|---|
| 0x00040804 |    | Check sum 1                                    | INV(SUM(0x40800,0x40800))   |
| 0x00040808 | P4 | RTC normal temperature offset 2                | Load low 16 bits to RTC_ACP4 register, such as 0. unit(0.1ppm),   |
| 0x0004080C |    | Check sum 2                                    | INV(SUM(0x40808,0x40808))   |
| 0x00040810 | K1 | Crystal secondary calibration coefficient K1 1 | Load to RTC_ACK1 register. K1 is calculated as follows: $K1=B1/1000000*65536$ , B1 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K1 is 20827. |
| 0x00040814 | K2 | Crystal secondary calibration coefficient K2 1 | Load to RTC_ACK2 register. K2 is calculated as follows: $K2=B2/1000000*65536$ , B2 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K2 is 21496. |
| 0x00040818 | K3 | Crystal secondary calibration coefficient K3 1 | Load to RTC_ACK3 register. K3 is calculated as follows: $K3=B3/1000000*65536$ , B3 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K3 is 22020. |
| 0x0004081C | K4 | Crystal secondary calibration coefficient K4 1 | Load to RTC_ACK4 register. K4 is calculated as follows: $K4=B4/1000000*65536$ , B4 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K4 is 24517. |
| 0x00040820 | K5 | Crystal secondary calibration coefficient K5 1 | Load to RTC_ACK5 register. K5 is calculated as follows: $K5=B5/1000000*65536$ , B5 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K5 is 25257. |
| 0x00040824 |    | Check sum 1                                    | INV(SUM(0x40810, 0x40820))  |
| 0x00040828 | K1 | Crystal secondary calibration coefficient K1 2 | Load to RTC_ACK1 register. K1 is calculated as follows: $K1=B1/1000000*65536$ , B1 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K1 is 20827. |
| 0x0004082C | K2 | Crystal secondary calibration coefficient K2 2 | Load to RTC_ACK2 register. K2 is calculated as follows: $K2=B2/1000000*65536$ , B2 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K2 is 21496. |
| 0x00040830 | K3 | Crystal secondary calibration coefficient K3 2 | Load to RTC_ACK3 register. K3 is calculated as follows: $K3=B3/1000000*65536$ , B3 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K3 is 22020. |
| 0x00040834 | K4 | Crystal secondary calibration coefficient K4 2 | Load to RTC_ACK4 register. K4 is calculated as follows: $K4=B4/1000000*65536$ , B4 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K4 is 24517. |

|            |                   |  |   |
|------------|-------------------|--|---|
| 0x00040838 | K5                | Crystal secondary calibration coefficient K5 2 | Load to RTC_ACK5 register. K5 is calculated as follows: K5=B5/1000000*65536, B5 is the segment factor of crystal oscillator' quadratic curve. For example, the value of K5 is 25257.        |
| 0x0004083C |                   | Check sum 2                                    | INV(SUM(0x40828, 0x40838))  |
| 0x00040840 | ACTI              | Fixed point temperature of crystal 1           | Load to RTC_ACTI register, such as 0x1800   |
| 0x00040844 |                   | Check sum 1                                    | INV(SUM(0x40840,0x40840))   |
| 0x00040848 | ACTI              | Fixed point temperature of crystal 2           | Load to RTC_ACTI register, such as 0x1800   |
| 0x0004084C |                   | Check sum 2                                    | INV(SUM(0x40848,0x40848))   |
| 0x00040850 | KTEMPx(<br>x=4~1) | Temperature section division settings 1        | Load to RTC_ACKTEMP register, such as 0x3C2800EC  |
| 0x00040854 |                   | Check sum 1                                    | INV(SUM(0x40850,0x40850))   |
| 0x00040858 | KTEMPx(<br>x=4~1) | Temperature section division settings 2        | Load to RTC_ACKTEMP register, such as 0x3C2800EC  |
| 0x0004085C |                   | Check sum 2                                    | INV(SUM(0x40858,0x40858))   |
| 0x00040D00 | P1/P0             | RTC_ACP1/0 set 1                               | Load the high 16 bits to RTC_ACP1 register, such as 1060; Load the low 16 bits to RTC_ACP0, such as -214.   |
| 0x00040D04 | P2'               | RTC_ACP2 set 1                                 | The value in this register is recorded as P2', such as -19746971. According to the formula P2=P2'+(Tr-Tm)*256 to calculate P2, and load P2 to RTC_ACP2 register.                            |
| 0x00040D08 | P5                | RTC_ACP5 set 1                                 | Load the high 16 bits to RTC_ACP5 register, such as 6444, and the low 16 bits be abandon.   |
| 0x00040D0C | P7/P6'            | RTC_ACP 7/6 set 1                              | Load the high 16 bits to RTC_ACP7 register, such as 0; Load the low 16 bits to P6' register, such as 1342.<br><br>According to the formula: P6=a*P6' to calculate P6, where a=PCLK/6553600. |
| 0x00040D10 |                   | Check Sum set 1                                | INV(SUM(0x40DE0, 0x40DEC))  |
| 0x00040D14 | P1/P0             | RTC_ACP1/0 set 2                               | Load the high 16 bits to RTC_ACP1 register, such as 1060; Load the low 16 bits to RTC_ACP0, such as -214.   |
| 0x00040D18 | P2'               | RTC_ACP2 set 2                                 | The value in this register is recorded as P2', such as -19746971. According to the formula P2=P2'+(Tr-Tm)*256 to calculate P2, and load P2 to RTC_ACP2 register.                            |
| 0x00040D1C | P5                | RTC_ACP5 set 2                                 | Load the high 16 bits to RTC_ACP5 register, such as   |

|            |        |                                  |  |
|------------|--------|----------------------------------|--|
|            |        |                                  | 6444, and the low 16 bits be abandon.  |
| 0x00040D20 | P7/P6' | RTC_ACP 7/6 set 2                | Load the high 16 bits to RTC_ACP7 register, such as 0;<br>Load the low 16 bits to P6' register, such as 1342.<br><br>According to the formula: P6=a*P6' to calculate P6, where a=PCLK/6553600. |
| 0x00040D24 |        | Check Sum set 2                  | INV(SUM(0x40DF4, 0x40E00))   |
| 0x00040D70 | Tr     | Real Temperature 1 (from tmp275) | According to the formula P2=P2'+(Tr-Tm)*256 to calculate P2, and load P2 to RTC_ACP2 register.   |
| 0x00040D74 | Tm     | Measure Temperature 1 (from ADC) |  |
| 0x00040D78 |        | Temp Check sum 1                 | INV(SUM(0x40D70, 0x40D74))   |
| 0x00040D7C | Tr     | Real Temperature 2 (from tmp275) | According to the formula P2=P2'+(Tr-Tm)*256 to calculate P2, and load P2 to RTC_ACP2 register.   |
| 0x00040D80 | Tm     | Measure Temperature 2 (from ADC) |  |
| 0x00040D84 |        | Temp Check sum 2                 | INV(SUM(0x40D7C, 0x40D80))   |

## 13.8. Application Note

### 13.8.1. Temperature Calibration

User can calculate temperature T according to the following formula, and T is 256 times larger than the actual temperature. T will be updated to RTC\_ACTEMP register automatic after RTC auto- calibration.

$$T = ((P0 * ((X * X) \gg 16)) + P1 * X + P2) \gg 8$$

Where X is ADC sampling data, and X is 16 bits complement.

The P0~P2 is the value in RTC\_ACP0~RTC\_ACP2 registers, and P0~P2 is used to doing the temperature calibration.

The actual temperature is calculated as following.

$$T' = T / 256$$

### 13.8.2. Frequency Error Calibration

- (1) User can calculate the frequency error of the chip as follows:

$$\Delta = \left( P3 * \left( (T - Ti)^2 \gg 16 \right) \right) \gg 16 + P4$$

Where  $\Delta$  is the error rate in 0.1ppm unit of frequency deviation of 32768.

$T$  = Actual temperature of the chip.

$Ti$  = Setting value in RTC\_ACTI register, which is the center temperature of the crystal during RTC calibration.

$P4$  = The crystal deviation in normal temperature.

$P3$  is the K coefficient of the crystal for the current temperature. The hardware will select the K coefficient from  $Kx(x=1\sim5)$  according the actual temperature  $T$  when RTC auto-calibration, and update the K coefficient to the RTC\_ACP3 register.

(2) User can calculate the frequency correction value as follows:

$$RTC\_CAL = (\Delta * P5) \gg 16$$

$P5$  is the value in RTC\_ACP5 register, or user can calculate  $P5$  as follows:

$P5 = 65536 / 10 / (1 / 30 / 32768 / \text{RTCCLK prescaler})$ , and  $(1 / 30 / 32768 / \text{RTCCLK prescaler})$  is PPM resolution of the RTC\_CAL register.


(3) User can calculate the PLL frequency division to output second pulse as follows:

$$RTC\_DIV = PCLK / 2 - (\Delta * P6) \gg 12 - 1$$

Where  $P6$  is the value in RTC\_ACP6 register, or user can calculate  $P6$  as follows:


$$P6 = PCLK * 2.048 * 10^{-4}$$

### 13.8.3. RTC Manual Temperature Compensation



**Figure 13-2 RTC Manual Temperature Compensation Flow Chart**

### 13.8.4. RTC Automatic Temperature Compensation



**Figure 13-3 RTC Automatic Temperature Compensation Flow Chart**

### 13.8.5. Application of RTC Auto-calibration

- (1) The opened resource and anti-conflict operation when RTC auto-calibration on going

If RCH, ADC and BGP is powered down when user enable RTC auto-calibration, hardware can power up RCH and ADC and BGP automatic, and change the corresponding register of RCH and ADC to power up. Hardware will power down RCH and ADC and BAP automatic after RTC auto-calibration is done, and change the state of the corresponding register of ADC and RCH to power down. If RCH and ADC

and BGP is powered up when user enable RTC auto-calibration, hardware can't power up and power down RCH and ADC and BGP. Therefore, user should avoid the operation ( $\&=$  and  $|=$ ) for ANA\_REG3 during auto-calibration to prevent changing the value of ANA\_REG3.

(2) The writing and reading operation in RTC register

Please extremely follow RTC reading and writing operation in user's manual.

(3) The relationship between RTC auto-calibration and ADC division mode

ADC division mode can't be set to capacitive division mode during RTC automatic temperature compensation, user should select resistor division mode or no division mode.

If ADC start to take sample for single channel (Except temp channel) with resistor division mode, user should wait until ACBSY (RTC\_INTSTS bit9) clear 0 automatically, and then disable RTC auto-calibration manually. User can enable RTC auto-calibration again after ADC conversion done.

(4) The relationship between RTC auto-calibration and auto trigger period for RTC auto-calibration

If RTC auto-calibration trigger period is several seconds, such as  $(ACPER + 1)*ACCLK=(5+1)*1$  second=6 seconds, RTC auto-calibration will be triggered every 6 seconds.

If RTC auto-calibration trigger period is several minutes, RTC auto-calibration will be triggered on the minute, such as 00-00-00, 00-01-00, 00-02-00, 00-03-00 ..... 00-59-00 and so on. If  $(ACPER + 1)*ACCLK=(0+1)*1$  minute=1 minutes, user enable RTC auto-calibration at the time is 00-00-30, MCU will first trigger RTC auto-calibration at the time is 00-01-00, and then trigger RTC auto-calibration on the minute. If the time enable RTC auto-calibration is not located on the minute, the first trigger time may have 1~59 seconds variation.

If RTC auto-calibration trigger period is several hours, RTC auto-calibration will be triggered on the hour, such as 00-00-00, 01-00-00, 02-00-00, 03-00-00 ... ... 23-00-00. If  $(ACPER + 1)*ACCLK=(0+1)*1$  hour=1 hours, user enable RTC auto-calibration at the time is 23-59-30, MCU will first trigger RTC auto-calibration at the time is 00-00-00, and then trigger RTC auto-calibration on the hour. If the time enable RTC auto-calibration is not located on the hour, the first trigger time may have less than 1 hour variation.

If RTC auto-calibration trigger period is 30 seconds and user disable RTC auto-calibration after 25 seconds later(ACEN=0, control by RTC\_ACCTRL bit0) and the corresponding configuration unchanged, and then enable RTC auto-calibration again, RTC auto-calibration will be trigger 5 seconds later.

If RTC auto-calibration trigger period is 30 seconds and user disable RTC auto-calibration after 25 seconds later (RTC\_ACCTRL=0), and then enable RTC auto-calibration again, RTC auto-calibration will be trigger 30 seconds later.

# 14. FLASH Controller

## 14.1. Introduction

The FLASH controller is used to controller the read/write program of embedded FLASH. It supports byte/half-word/word program and sector/chip erase. Programmable timing can be controlled by 1USCYCLE in MISC controller. It will automatically gate the external master access when FLASH is not ready, and always provide correct data with correct access timing. The setting in FLASH controller will be reset after wake-up from sleep or deep-sleep mode, programmer should restore the setting manually after wake-up from these two states.

## 14.2. Feature

- Support byte/half-word/word programming.
- Support sector/chip erase.
- Support standby mode. When MCU does not access flash, flash automatically enters standby mode. Any access to flash will wake the flash from standby with a wake-up time of 0.
- Support deep-standby mode. When MCU enters sleep mode or deep-standby mode, flash automatically enters deep-standby mode. At the same time, support the manual access to the deep-standby mode by configuration of flash FLASH\_DSTB register. Any access to flash will cause flash to wake up from deep-standby with a wake-up time of 10\*1ustick.
- Support automatically gate external master when FLASH is not ready.
- Support Info sector read.
- Support FLASH configuration register read/write.
- Programmable program speed.
- Support background checksum function and interrupt.

## 14.3. Block Diagram




Figure 14-1 Functional Block Diagram of FLASH Controller

## 14.4. Register Location

Table 14-1 Register Location of FLASH Controller (FLASH Controller Base: 0x00000000)

| Name           | Type | Address  | Description                           | Default    |
|----------------|------|----------|---------------------------------------|------------|
| FLASH_STS      | R    | 0xFFFFBC | FLASH programming status register     | 0x00       |
| FLASH_INT      | R/C  | 0xFFFFCC | FLASH Checksum interrupt status       | 0x0        |
| FLASH_CSSADDR  | R/W  | 0xFFFFD0 | FLASH Checksum start address          | 0x00000    |
| FLASH_CSEADDR  | R/W  | 0xFFFFD4 | FLASH Checksum end address            | 0x3FFFC    |
| FLASH_CSVALUE  | R    | 0xFFFFD8 | FLASH Checksum value register         | --         |
| FLASH_CSCVALUE | R/W  | 0xFFFFDC | FLASH Checksum compare value register | 0x00000000 |
| FLASH_PASS     | R/W  | 0xFFFFE0 | FLASH password register               | 0x00000000 |
| FLASH_CTRL     | R/W  | 0xFFFFE4 | FLASH control register                | 0x0        |
| FLASH_PGADDR   | R/W  | 0xFFFFE8 | FLASH program address register        | 0x00000    |
| FLASH_PGDATA   | R/W  | 0xFFFFEC | FLASH program word data register      | --         |

|              |     |          |   |            |
|--------------|-----|----------|---|------------|
| FLASH_PGB0   | R/W | 0xFFFFEC | FLASH program byte data register 0      | --         |
| FLASH_PGB1   | R/W | 0xFFFFED | FLASH program byte data register 1      | --         |
| FLASH_PGB2   | R/W | 0xFFFFEE | FLASH program byte data register 2      | --         |
| FLASH_PGB3   | R/W | 0xFFFFEF | FLASH program byte data register 3      | --         |
| FLASH_PGHW0  | R/W | 0xFFFFEC | FLASH program half-word data register 0 | --         |
| FLASH_PGHW1  | R/W | 0xFFFFEE | FLASH program half-word data register 1 | --         |
| FLASH_SERASE | R/W | 0xFFFFF4 | FLASH sector erase control register     | 0x00000000 |
| FLASH_CERASE | R/W | 0xFFFFF8 | FLASH chip erase control register       | 0x00000000 |
| FLASH_DSTB   | R/W | 0xFFFFFC | FLASH deep standby control register     | 0x00000000 |

**Table 14-2 Register Location of MISC2 Controller for FLASH (MISC2 Base: 0x40013E00)**

| Name          | Type | Address | Description               | Default |
|---------------|------|---------|---------------------------|---------|
| MISC2_FLASHWC | R/W  | 0x0000  | FLASH wait cycle register | 0x2100  |

## 14.5. Register Definition

### 14.5.1. FLASH\_PASS Register

**Table 14-3 Description of FLASH\_PASS Register**

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:1 |        |      | Reserved.   | 0       |
| 0    | UNLOCK | R    | The UNLOCK bit is used to indicate the FLASH program has been unlocked or not. To set this bit, programmer should write 0x55AAAA55 to this register. This bit will be kept high until programmer write any other value to this register. If the UNLOCK bit is 0, all FLASH program or erase or write configuration action will be disabled. | 0x0     |

## 14.5.2. FLASH\_CTRL Register

**Table 14-4 Description of FLASH\_CTRL Register**

| Bit  | Name    | Type | Description   | Default |
|------|---------|------|---|---------|
| 31:4 |         |      | Reserved.   | 0       |
| 2    | CSINTEN | R/W  | <p>This register is used to control the interrupt enable of checksum error.</p> <p>0: Disable checksum error interrupt.</p> <p>1: Enable checksum error interrupt.</p>  | 0x0     |
| 1:0  | CSMODE  | R/W  | <p>This register is used to control the checksum mode.</p> <p>0: Disable checksum function.</p> <p>1: Always-on checksum mode</p> <p>2: Checksum start at overflow of timer 2.</p> <p>3: Checksum start at rising edge of RTC second pulse.</p> | 0x0     |

## 14.5.3. FLASH\_PGADDR Register

**Table 14-5 Description of FLASH\_PGADDR Register**

| Bit   | Name   | Type | Description   | Default   |
|-------|--------|------|---|-----------|
| 31:18 |        |      | Reserved.   | 0         |
| 17:0  | PGADDR | R/W  | <p>This register is used to control the program address before doing program. This is byte address of FLASH IP, please refer to table 14-6 for detail about address under each mode. This address will increment automatically when a successful program is done.</p> | 0x0000000 |

**Table 14-6 Description of PGADDR and Write Data Port under Different Mode**

| Mode                | PGADDR[17:2]  | PGADDR[1:0] | Write Data Port |
|---------------------|---------------|-------------|-----------------|
| Normal Word Program | 0x0000~0xFFFF | 0           | FLASH_PDATA     |
| Normal Byte Program | 0x0000~0xFFFF | 0           | FLASH_PGB0      |
|                     |               | 1           | FLASH_PGB1      |
|                     |               | 2           | FLASH_PGB2      |
|                     |               | 3           | FLASH_PGB3      |

|                |           |               |   |              |
|----------------|-----------|---------------|---|--------------|
| Normal Program | Half-Word | 0x0000~0xFFFF | 0 | FLASH_PGHW0  |
|                |           |               | 2 | FLASH_PGHW1  |
| Sector Erase   |           | 0x0000~0xFFFF | 0 | FLASH_SERASE |

## 14.5.4. FLASH\_PGDATA Register

Table 14-7 Description of FLASH\_PGDATA Register

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:0 | PGDATA | R/W  | This register is used to control the program data. When UNLOCK is 1, write to this register will trigger a 4 bytes program automatically. Any access to FLASH IP during this period will be gated until the program is done. A two 32 bits FIFO is inside the FLASH controller, so programmer can do continuous program without interrupt. But if programmer needs to access FLASH IP, like execute program, during this period the FLASH program speed will become slower since more setup time is required for FLASH IP. It is suggested to put your programming program in SRAM, then the maximum program speed can be achieved. It is a must to do word write to this register to trigger a 4 bytes program, byte or half-word write will result-in single byte or two-bytes program. |         |

## 14.5.5. FLASH\_PGBx Register

Table 14-8 Description of FLASH\_PGBx Register

| Bit | Name | Type | Description  | Default |
|-----|------|------|--|---------|
| 7:0 | PGBx | R/W  | This register is used to control the program data. When UNLOCK is 1, write to this register will trigger one-byte program automatically. Any access to FLASH IP during this period will be gated until the program is done. A two 8 bits FIFO is inside the FLASH controller, so programmer can do continuous program without interrupt. But if programmer needs to access FLASH IP, like execute program, during this period the FLASH program speed will become slower since more setup time is required for FLASH IP. It is suggested to put your programming program in SRAM, then the maximum program |         |

|  |  |  |  |  |
|--|--|--|--|--|
|  |  |  | speed can be achieved. It is a must to do byte write to this register to trigger a single byte program, word or half-word write will result-in 4 bytes or two-bytes program. |  |
|--|--|--|--|--|

## 14.5.6. FLASH\_PGHWx Register

**Table 14-9 Description of FLASH\_PGHWx Register**

| Bit  | Name  | Type | Description   | Default |
|------|-------|------|---|---------|
| 15:0 | PGHWx | R/W  | This register is used to control the program data. When UNLOCK is 1, write to this register will trigger a 2 bytes program automatically. Any access to FLASH IP during this period will be gated until the program is done. A two 16 bits FIFO is inside the FLASH controller, so programmer can do continuous program without interrupt. But if programmer needs to access FLASH IP, like execute program, during this period the FLASH program speed will become slower since more setup time is required for FLASH IP. It is suggested to put your programming program in SRAM, then the maximum program speed can be achieved. It is a must to do half-word write to this register to trigger a 2 bytes program, byte or word write will result-in single byte or 4-bytes program. |         |

## 14.5.7. FLASH\_SERASE Register

**Table 14-10 Description of FLASH\_SERASE Register**

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:1 |        |      | Reserved.   | 0       |
| 0    | SERASE | R    | This bit is used to indicate if the sector erase is ongoing or not. This bit can be set when UNLOCK is 1 and programmer write 0xAA5555AA to this register, and it will be cleared automatically after the sector erase is done. The address of sector erase is controlled by PGADDR[17:2]. The sector erase time is 4000* 1us tick. One sector is 512 byte. | 0x0     |

## 14.5.8. FLASH\_CERASE Register

**Table 14-11 Description of FLASH\_CERASE Register**

| Bit  | Name   | Type | Description  | Default |
|------|--------|------|--|---------|
| 31:1 |        |      | Reserved.  | 0       |
| 0    | CERASE | R    | This bit is used to indicate if the chip erase is ongoing or not. This bit can be set when UNLOCK is 1 and programmer write 0xAA5555AA to this register, and it will be cleared automatically after the chip erase is done. The chip erase time is 30000*1us tick. | 0x0     |

## 14.5.9. FLASH\_DSTB Register

**Table 14-12 Description of FLASH\_DSTB Register**

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:1 |      |      | Reserved.  | 0       |
| 0    | DSTB | R    | This bit is used to indicate if the FLASH IP is entering deep standby. This bit can be set when UNLOCK is 1 and programmer write 0xAA5555AA to this register, and it will be cleared automatically after the FLASH IP wake-up from deep-standby mode. The deep standby mode can exit by any access to FLASH IP, but a 10 μS tick is required for the FLASH IP to back to normal state. During this period, the any access to FLASH will be gated until FLASH is ready. | 0x0     |

## 14.5.10. FLASH\_INT Register

**Table 14-13 Description of FLASH\_INT Register**

| Bit  | Name  | Type | Description   | Default |
|------|-------|------|---|---------|
| 31:1 |       |      | Reserved.   | 0       |
| 0    | CSERR | R/C  | Checksum error status bit. This flag is used to indicate the previous checksum operation has error, which means compare fail from CSVALUE to CSCVALUE. When CSINTEN is 1, an interrupt will be asserted to CPU. Write 1 to clear this flag. | 0x0     |

## 14.5.11. FLASH\_CSSADDR Register

**Table 14-14 Description of FLASH\_CSSADDR Register**

| Bit   | Name    | Type | Description   | Default  |
|-------|---------|------|---|----------|
| 31:18 |         |      | Reserved.   | 0        |
| 17:0  | CSSADDR | R/W  | Checksum start address register. This register is used to control the start address of checksum. The value in this register is byte address, but the LSB 2 bits are always 0. | 0x000000 |

## 14.5.12. FLASH\_CSEADDR Register

**Table 14-15 Description of FLASH\_CSEADDR Register**

| Bit   | Name    | Type | Description   | Default |
|-------|---------|------|---|---------|
| 31:18 |         |      | Reserved.   | 0       |
| 17:0  | CSEADDR | R/W  | Checksum end address register. This register is used to control the end address of checksum. The value in this register is byte address, but the LSB 2 bits are always 0. The checksum range is (CSSADDR = < ADDR = < CSSADDR). | 0x3FFFC |

## 14.5.13. FLASH\_CSVALUE Register

**Table 14-16 Description of FLASH\_CSVALUE Register**

| Bit  | Name    | Type | Description   | Default    |
|------|---------|------|---|------------|
| 31:0 | CSVALUE | R    | Checksum latched value register. This register is used to represent the checksum result of previous checksum operation. | 0x00000000 |

## 14.5.14. FLASH\_CSCVALUE Register

**Table 14-17 Description of FLASH\_CSCVALUE Register**

| Bit  | Name     | Type | Description   | Default    |
|------|----------|------|---|------------|
| 31:0 | CSCVALUE | R/W  | Checksum compare value register. This register is used to store the expected checksum result. When the checksum is done but the calculated checksum value doesn't match CSCVALUE, the CSERR flag will | 0x00000000 |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | be set. Calculating method of checksum compare value: accumulate all the values in this range (CSSADDR = < ADDR=< CSEADDR). The cumulative result is valid for 32 bits of data. |  |
|--|--|--|---|--|

## 14.5.15. FLASH\_STS Register

Table 14-18 Description of FLASH\_STS Register

| Bit  | Name | Type | Description   | Default |
|------|------|------|---|---------|
| 31:5 |      |      | Reserved.   | 0       |
| 4:0  | STS  | R    | FLASH controller status register.<br><br>1: FLASH operation is done.<br><br>Others: FLASH controller is in busy state or idle state.<br><br>Programmer can poll this register to ensure all FLASH operation is done before disabling the FLASH_PASS register. | 0x0     |

## 14.5.16. MISC2\_FLASHWC Register

Table 14-19 Description of MISC2\_FLASHWC Register

| Bit   | Name     | Type | Description  | Default |
|-------|----------|------|--|---------|
| 31:14 |          |      | Reserved.  | 0       |
| 13:8  | 1USCYCLE | R/W  | This register is used for FLASH controller to calculate 1ustick from AHB clock<br><br>1ustick = (AHB clock period)*(1USCYCLE+1)<br><br>This setting is related to the wake-up time of FLASH, and the programming time of FLASH.<br>FLASH wake-up time =1ustick *10. It must meet 1ustick >=1 $\mu$ s.<br><br>For example, the clock frequency of AHB is 26.2144MHz. In order to ensure the minimum wake-up time, 1USCYCLE should be set to 26. So, the wake-up time of FLASH is 27 / 26214400 * 10, which is about 10 $\mu$ s.<br><br>For example, the clock frequency of AHB is 32.768KHz. In order to ensure the minimum wake-up time, 1USCYCLE should be set to 0. So, the wake-up time of FLASH is 1 / 32768 * 10, which is about 305 $\mu$ s. | 0x21    |

|     |  |  |           |   |
|-----|--|--|-----------|---|
| 7:0 |  |  | Reserved. | 0 |
|-----|--|--|-----------|---|

# 15. GPIO Controller

## 15.1. Introduction

There total 82 IOs in V85XX and 16 IOs (GPIOA) are controlled by PMU controller with wake-up function. Other IOs (GPIOB~GPIOF) are controlled by GPIO controller which will lose its state at deep sleep mode, but keep their state at sleep mode, programmer should restore the setting manually after wake-up from deep-sleep mode.

## 15.2. Feature

- Each IO can be input or output mode.
- Each IO can be open drain mode.
- All pins have no pull-up and pull-down.
- GPIOA can wake up Sleep mode and Deep-sleep mode.

## 15.3. Block Diagram




Figure 15-1 Functional Block Diagram of GPIO Controller

## 15.4. Register Location

Table 15-1 Register Location of the PMU\_IOA Controller for GPIO(PMU Base: 0x40014000)

| Name          | Type | Address | Description                          | Default    |
|---------------|------|---------|--------------------------------------|------------|
| PMU_IOAOEN    | R/W  | 0x0010  | IOA output enable register           | 0xFFFF     |
| PMU_IOAIE     | R/W  | 0x0014  | IOA input enable register            | 0xFFFF     |
| PMU_IOADAT    | R/W  | 0x0018  | IOA data register                    | 0x0000     |
| PMU_IOAATT    | R/W  | 0x001C  | IOA attribute register               | 0x0000     |
| PMU_IOAWKUEN  | R/W  | 0x0020  | IOA wake-up enable register          | 0x00000000 |
| PMU_IOASTS    | R    | 0x0024  | IOA input status register            | --         |
| PMU_IOAINTSTS | R/C  | 0x0028  | IOA interrupt status register        | 0x0000     |
| PMU_IOASEL    | R/W  | 0x0038  | IOA special function select register | 0x0000     |
| PMU_IOANODEG  | R/W  | 0x0050  | IOA no-deglitch control register.    | 0x0000     |

**Table 15-2 Register Location of GPIO Controller (GPIO Base: 0x40000000)**

| Name    | Type | Address | Description                | Default |
|---------|------|---------|----------------------------|---------|
| IOB_OEN | R/W  | 0x0020  | IOB output enable register | 0xFFFF  |
| IOB_IE  | R/W  | 0x0024  | IOB input enable register  | 0xFFFF  |
| IOB_DAT | R/W  | 0x0028  | IOB data register          | 0x0000  |
| IOB_ATT | R/W  | 0x002C  | IOB attribute register     | 0x0000  |
| IOB_STS | R    | 0x0030  | IOB input status register  | --      |
| IOC_OEN | R/W  | 0x0040  | IOC output enable register | 0xFFFF  |
| IOC_IE  | R/W  | 0x0044  | IOC input enable register  | 0xFFFF  |
| IOC_DAT | R/W  | 0x0048  | IOC data register          | 0x0000  |
| IOC_ATT | R/W  | 0x004C  | IOC attribute register     | 0x0000  |
| IOC_STS | R    | 0x0050  | IOC input status register  | --      |
| IOD_OEN | R/W  | 0x0060  | IOD output enable register | 0xFFFF  |
| IOD_IE  | R/W  | 0x0064  | IOD input enable register  | 0xFFFF  |
| IOD_DAT | R/W  | 0x0068  | IOD data register          | 0x0000  |
| IOD_ATT | R/W  | 0x006C  | IOD attribute register     | 0x0000  |
| IOD_STS | R    | 0x0070  | IOD input status register  | --      |
| IOE_OEN | R/W  | 0x0080  | IOE output enable register | 0xFFFF  |
| IOE_IE  | R/W  | 0x0084  | IOE input enable register  | 0xFFFF  |
| IOE_DAT | R/W  | 0x0088  | IOE data register          | 0x0000  |
| IOE_ATT | R/W  | 0x008C  | IOE attribute register     | 0x0000  |

|         |     |        |                                      |      |
|---------|-----|--------|--------------------------------------|------|
| IOE_STS | R   | 0x0090 | IOE input status register            | --   |
| IOF_OEN | R/W | 0x00A0 | IOF output enable register           | 0x7  |
| IOF_IE  | R/W | 0x00A4 | IOF input enable register            | 0x7  |
| IOF_DAT | R/W | 0x00A8 | IOF data register                    | 0x0  |
| IOF_ATT | R/W | 0x00AC | IOF attribute register               | 0x0  |
| IOF_STS | R   | 0x00B0 | IOF input status register            | --   |
| IOB_SEL | R/W | 0x00C0 | IOB special function select register | 0x00 |
| IOE_SEL | R/W | 0x00CC | IOE special function select register | 0x00 |
| IO_MISC | R/W | 0x00E0 | IO misc. control register            | 0x00 |

## 15.5. Register Definition

### 15.5.1. PMU\_IOAOEN Register

Table 15-3 Description of PMU\_IOAOEN Register

| Bit   | Name   | Type | Description   | Default |
|-------|--------|------|---|---------|
| 31:16 |        |      | Reserved.   | 0       |
| 15:0  | IOAOEN | R/W  | Each bit controls the IOA's output enable signal, referred to Table 15-7 for detail of IO state.<br><br>0: Enable IO's output function.<br><br>1: Disable IO's output function. | 0xFFFF  |

### 15.5.2. PMU\_IOAIE Register

Table 15-4 Description of PMU\_IOAIE Register

| Bit   | Name  | Type | Description  | Default |
|-------|-------|------|--|---------|
| 31:16 |       |      | Reserved.  | 0       |
| 15:0  | IOAIE | R/W  | Each bit controls the IOA's input enable signal, referred to Table 15-7 for detail of IO state.<br><br>0: Disable IO's input function.<br><br>1: Enable IO's input function. | 0xFFFF  |

### 15.5.3. PMU\_IOADAT Register

**Table 15-5 Description of PMU\_IOADAT Register**

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:16 |        |      | Reserved.  | 0       |
| 15:0  | IOADAT | R/W  | Each bit controls the IOA's output data and pull low/high function, referred to Table 15-7 for detail of IO state. | 0x0000  |

### 15.5.4. PMU\_IOAATT Register

**Table 15-6 Description of PMU\_IOAATT Register**

| Bit   | Name   | Type | Description   | Default |
|-------|--------|------|---|---------|
| 31:16 |        |      | Reserved.   | 0       |
| 15:0  | IOAATT | R/W  | Each bit controls the IOA's attribute, referred to Table 15-7 for detail of IO state. When an IO is set to output mode (GPIO or special function), this bit is used to control the CMOS or open drain mode of the IO pad.<br><br>0: CMOS mode.<br><br>1: Open drain mode (disable PMOS output). | 0x0000  |

**Table 15-7 IO Status under Different Kind of Setting**

| IOx Setting |            |        | IO Status                |
|-------------|------------|--------|--------------------------|
| IOxOE<br>N  | IOxDA<br>T | IOxATT |                          |
| 1           | 0          | 0      | Disable output function. |
| 1           | 1          | 0      | Disable output function. |
| 1           | 0          | 1      | Disable output function. |
| 1           | 1          | 1      | Disable output function. |
| 0           | 0          | 0      | Output low               |
| 0           | 1          | 0      | Output high              |
| 0           | 0          | 1      | Open drain output low.   |
| 0           | 1          | 1      | Open drain pull-high     |

## 15.5.5. PMU\_IOAWKUEN Register

**Table 15-8 Description of PMU\_IOAWKUEN Register**

| Bit  | Name     | Type | Description  | Default    |
|------|----------|------|--|------------|
| 31:0 | IOAWKUEN | R/W  | Every 2 bits control the IOA's wake up or interrupt enable function.<br><br>Bit [1:0]: IOA0WKUEN[1: 0]<br><br>Bit [3:2]: IOA1WKUEN[1: 0]<br><br>.....<br><br>Bit [31:30]: IOA15WKUEN[1: 0]<br><br>Refer to Table 15-9 for detail of each wake-up mode. | 0x00000000 |

**Table 15-9 Description of each IO wake-up mode**

| IOAyWKUEN[1: 0] | IOAyDAT | Wake-up Event            |
|-----------------|---------|--------------------------|
| 0               | X       | Disable wake-up function |
| 1               | 0       | Rising edge              |
|                 | 1       | Falling Edge             |
| 2               | 0       | High Level               |
|                 | 1       | Low level                |
| 3               | X       | Rising or falling edge   |

Which  $y=0 \dots 15$ , indicating an IO port.

For rising edge or falling edge wake-up source, since the H/W will use the final latch IO status before entering sleep or deep-sleep mode, so the programmer needs to wait until the IO status change back to normal state. For example, when rising edge mode is chosen, the programmer should wait until the IO status back to low state to ensure the rising edge can be detected correctly. For high level or low level source, IO have no debounce in normal interrupt or wake up from sleep or deep sleep mode, but IO have four RTCCLK clock cycles debounce When CPU wake up from sleep or deep sleep mode.

## 15.5.6. PMU\_IOASTS Register

**Table 15-10 Description of PMU\_IOASTS Register**

| Bit   | Name   | Type | Description   | Default |
|-------|--------|------|---|---------|
| 31:16 |        |      | Reserved.   | 0       |
| 15:0  | IOASTS | R    | Each bit represents the current IOA's input data value. |         |

## 15.5.7. PMU\_IOAINTSTS Register

**Table 15-11 Description of PMU\_IOAINTSTS Register**

| Bit   | Name      | Type | Description  | Default |
|-------|-----------|------|--|---------|
| 31:16 |           |      | Reserved.  | 0       |
| 15:0  | IOAINTSTS | R/C  | Each bit represents the IOA's interrupt status. The corresponded bit will be set to 1 when corresponded wake-up event is detected. This register can be clear to 0 by writing corresponded bit to 1. | 0x0000  |

## 15.5.8. PMU\_IOASEL Register

**Table 15-12 Description of PMU\_IOASEL Register**

| Bit  | Name     | Type | Description  | Default |
|------|----------|------|--|---------|
| 31:8 |          |      | Reserved.  | 0       |
| 7    | IOA_SEL7 | R/W  | IOA7 special function select register.<br>0: GPIO<br>1: Special function 1 (RTC_PLLDIV). | 0x0     |
| 6    | IOA_SEL6 | R/W  | IOA6 special function select register.<br>0: GPIO<br>1: Special function 2 (CMP2_O).     | 0x0     |
| 5:4  |          |      | Reserved.  | 0       |
| 3    | IOA_SEL3 | R/W  | IOA3 special function select register.<br>0: GPIO<br>1: Special function 1 (RTC_PLLDIV). | 0x0     |
| 2:0  |          |      | Reserved.  | 0       |

## 15.5.9. PMU\_IOANODEG Register

**Table 15-13 Description of PMU\_IOANODEG Register**

| Bit   | Name     | Type | Description  | Default |
|-------|----------|------|--|---------|
| 31:16 |          |      | Reserved.  | 0       |
| 15:0  | IOANODEG | R/W  | Each bit control if the IOA wake-up signal will go through de-glitch circuit or not. If set this bit to 1, the | 0x0000  |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | <p>corresponded IOA wake-up signal will not go through de-glitch circuit which can have a faster wake-up time. This bit affect the edge wake-up signal under sleep and deep-sleep mode.</p> <p>0: IOA wake-up signal will go through de-glitch circuit.</p> <p>1: IOA wake-up signal will not go through de-glitch circuit.</p> |  |
|--|--|--|---|--|

### 15.5.10. IOX\_OEN Register

**Table 15-14 Description of IOX\_OEN Register**

| Bit   | Name    | Type | Description   | Default |
|-------|---------|------|---|---------|
| 31:16 |         |      | Reserved.   | 0       |
| 15:0  | IOXOEN* | R/W  | <p>Each bit control the IOX's output enable signal, referred to Table 15-7 for detail of IO state.</p> <p>0: Enable IO's output function.</p> <p>1: Disable IO's output function.</p> | 0xFFFF  |

**Note\*:** The bit2 of IOF\_OEN should be set to 1.

### 15.5.11. IOX\_IE Register

**Table 15-15 Description of IOX\_IE Register**

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:16 |        |      | Reserved.  | 0       |
| 15:0  | IOXIE* | R/W  | <p>Each bit control the IOX's input enable signal, referred to Table 15-7 for detail of IO state.</p> <p>0: Disable IO's input function.</p> <p>1: Enable IO's input function.</p> | 0xFFFF  |

**Note\*:** The bit2 of IOF\_IE should be set to 1.

### 15.5.12. IOX\_DAT Register

**Table 15-16 Description of IOX\_DAT Register**

| Bit   | Name   | Type | Description                                      | Default |
|-------|--------|------|--|---------|
| 31:16 |        |      | Reserved.  | 0       |
| 15:0  | IOXDAT | R/W  | Each bit controls the IOX's output data and pull | 0x0000  |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | low/high function, referred to Table 15-7 for detail of IO state. |  |
|--|--|--|---|--|

### 15.5.13. IOX\_ATT Register

Table 15-17 Description of IOX\_ATT Register

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:16 |        |      | Reserved.  | 0       |
| 15:0  | IOXATT | R/W  | Each bit controls the IOX's attribute, referred to Table 15-7 for detail of IO state. When an IO is configured to a special mode, like UART or SPI, programmer can set the corresponded IOXATT to 1 to let it become open drain mode. Which means when output high, it will become input floating, when output low, it will keep the same output low behavior. | 0x0000  |

### 15.5.14. IOX\_STS Register

Table 15-18 Description of IOX\_STS Register

| Bit   | Name   | Type | Description   | Default |
|-------|--------|------|---|---------|
| 31:16 |        |      | Reserved.   | 0       |
| 15:0  | IOXSTS | R    | Each bit represents the current IOX's input data value. | --      |

### 15.5.15. IOB\_SEL Register

Table 15-19 Description of IOB\_SEL Register

| Bit  | Name     | Type | Description   | Default |
|------|----------|------|---|---------|
| 31:7 |          |      | Reserved.   | 0       |
| 6    | IOB_SEL6 | R/W  | IOB6 special function select register<br>0: GPIO or special function 1/2<br>1: Special function 3(RTCCLK) when special function 1/2 is not enabled. | 0x0     |
| 5:3  |          |      | Reserved.   | 0       |
| 2    | IOB_SEL2 | R/W  | IOB2 special function select register   | 0x0     |

|   |          |     |  |     |
|---|----------|-----|--|-----|
|   |          |     | 0: GPIO or special function 1/2<br>1: Special function 3 (PLL divider) when special function 1/2 is not enabled.   |     |
| 1 | IOB_SEL1 | R/W | IOB1 special function select register<br>0: GPIO or special function 1/2<br>1: Special function 3 (PLLH divider) when special function 1/2 is not enabled. | 0x0 |
| 0 |          |     | Reserved.  | 0   |

## 15.5.16. IOE\_SEL Register

Table 15-20 Description of IOE\_SEL Register

| Bit  | Name     | Type | Description   | Default |
|------|----------|------|---|---------|
| 31:8 |          |      | Reserved.   | 0       |
| 7    | IOE_SEL7 | R/W  | IOE7 special function select register.<br>1: Special function 1 (CMP1_O). | 0x0     |
| 6:0  |          |      | Reserved.   | 0       |

## 15.5.17. IO\_MISC Register

Table 15-21 Description of IO\_MISC Register

| Bit  | Name    | Type | Description   | Default |
|------|---------|------|---|---------|
| 31:6 |         |      | Reserved.   | 0       |
| 5    | I2CIOC  | R/W  | This register is used to control the I2C function is at IOB or IOC.<br>0: I2C is at IOB13~IOB14.<br>1: I2C is at IOC4~IOC5.   | 0x0     |
| 4:3  |         |      | Reserved.   | 0       |
| 2:0  | PLLHDIV | R/W  | When IOB1 is selected to special function 3 or IOB2 is selected to special function 3, this register is used to control the divide ratio of PLLH and PLL's output.<br>0: /1<br>1: /2<br>2: /4 | 0x0     |

|  |  |  |                                      |  |
|--|--|--|--------------------------------------|--|
|  |  |  | 3: /8<br>4: /16<br>Others: Reserved. |  |
|--|--|--|--------------------------------------|--|

## 15.6. Special Function of IO

### 15.6.1. Special Function of IOA

The following table shows the special function of IOA, the special function will be turn-on when corresponded module is enabled.

**Table 15-22 Special Function of IOA**

| IO    | Special Function 1        | Special Function 2 | Special Function 3 | Special Function 4 |
|-------|---------------------------|--------------------|--------------------|--------------------|
| IOA0  | SWCLK<br>(When MODE is 0) |                    | LCDSEG54           |                    |
| IOA1  | SWDIO<br>(When MODE is 0) |                    | LCDSEG53           |                    |
| IOA2  |                           |                    | LCDSEG52           |                    |
| IOA3  | RTC_PLLDIV                |                    | LCDSEG51           |                    |
| IOA4  |                           |                    | LCDSEG66           | CMP2_P             |
| IOA5  |                           |                    | LCDSEG67           | CMP2_N             |
| IOA6  | CMP2_O                    |                    | LCDSEG68           |                    |
| IOA7  | RTC_PLLDIV                |                    | LCDSEG69           |                    |
| IOA8  |                           |                    | LCDSEG50           | ADC_CH3            |
| IOA9  |                           |                    | LCDSEG49           | ADC_CH4            |
| IOA10 |                           |                    | LCDSEG48           | ADC_CH5            |
| IOA11 |                           |                    | LCDSEG47           | ADC_CH6            |
| IOA12 | UART RX0                  |                    | LCDSEG71           |                    |
| IOA13 | UART RX1                  | ISO7816 RX0        | LCDSEG73           |                    |
| IOA14 | UART RX2                  |                    | LCDSEG13           |                    |
| IOA15 | UART RX3                  | ISO7816 RX1        | LCDSEG15           |                    |

## 15.6.2. Special Function of IOB

The following table shows the special function of IOB, the special function will be turn-on when corresponded module is enabled. But when special function is LCD COM/SEG or ADC or CMP or X6\_5M or VDCIN, programmer should disable GPIO input and disable GPIO output manually and disable other special function on this GPIO to ensure the correctness of these special functions.

**Table 15-23 Special function of IOB**

| IO    | Special Function 1 | Special Function 2 | Special Function 3 | Special Function 4 |
|-------|--------------------|--------------------|--------------------|--------------------|
| IOB0  | UART RX4           | PWM0               |                    | LCDSEG43           |
| IOB1  | UART RX5           |                    | PLLH divider       | LCDSEG45           |
| IOB2  | UART TX0           |                    | PLLL divider       | LCDSEG70           |
| IOB3  | UART TX1           | ISO7816 CLK0       |                    | LCDSEG72           |
| IOB4  | UART TX2           |                    |                    | LCDSEG12           |
| IOB5  | UART TX3           | ISO7816 CLK1       |                    | LCDSEG14           |
| IOB6  | UART TX4           | PWM1               | RTCCLK             | LCDSEG44           |
| IOB7  | UART TX5           |                    |                    | LCDSEG46           |
| IOB8  |                    |                    |                    | LCDSEG35           |
| IOB9  | SPI1CSN            |                    |                    | LCDSEG36           |
| IOB10 | SPI1CLK            |                    |                    | LCDSEG37           |
| IOB11 | SPI1MISO           |                    |                    | LCDSEG38           |
| IOB12 | SPI1MOSI           |                    |                    | LCDSEG39           |
| IOB13 | I2CSCL (I2CIOC=0)  | PWM2               |                    | LCDSEG40           |
| IOB14 | I2CSDA (I2CIOC=0)  | PWM3               |                    | LCDSEG41           |
| IOB15 | TIMER EXT CLK      |                    |                    | LCDSEG42           |

## 15.6.3. Special Function of IOC

The following table shows the special function of IOC, the special function will be turn-on when corresponded module is enabled. But when special function is LCD COM/SEG or ADC or CMP or X6\_5M or VDCIN, programmer should disable GPIO input and disable GPIO output manually and disable other special function on this GPIO to ensure the correctness of these special functions.

**Table 15-24 Special function of IOC**

| IO   | Special Function 1 | Special Function 2 | Special Function 3 |
|------|--------------------|--------------------|--------------------|
| IOC0 | SPI2CSN            |                    | LCDSEG16           |

|       |          |                   |          |
|-------|----------|-------------------|----------|
| IOC1  | SPI2CLK  |                   | LCDSEG17 |
| IOC2  | SPI2MISO |                   | LCDSEG18 |
| IOC3  | SPI2MOSI |                   | LCDSEG19 |
| IOC4  |          | I2CSCL (I2CIOC=1) | LCDSEG20 |
| IOC5  |          | I2CSDA (I2CIOC=1) | LCDSEG21 |
| IOC6  |          |                   | LCDSEG22 |
| IOC7  |          |                   | LCDSEG23 |
| IOC8  |          |                   | LCDSEG24 |
| IOC9  |          |                   | LCDSEG25 |
| IOC10 |          |                   | LCDSEG26 |
| IOC11 |          |                   | LCDSEG27 |
| IOC12 |          |                   | LCDSEG28 |
| IOC13 |          |                   | LCDSEG29 |
| IOC14 |          |                   | LCDSEG30 |
| IOC15 |          |                   | LCDSEG31 |

#### 15.6.4. Special Function of IOD

The following table shows the special function of IOD, the special function will be turn-on when corresponded module is enabled. But when special function is LCD COM/SEG or ADC or CMP or X6\_5M or VDCIN, programmer should disable GPIO input and disable GPIO output manually and disable other special function on this GPIO to ensure the correctness of these special functions.

**Table 15-25 Special function of IOD**

| IO   | Special Function 1 | Special Function 2 |
|------|--------------------|--------------------|
| IOD0 | LCDCOM0            |                    |
| IOD1 | LCDCOM1            |                    |
| IOD2 | LCDCOM2            |                    |
| IOD3 | LCDCOM3            |                    |
| IOD4 | LCDCOM4            | LCDSEG0            |
| IOD5 | LCDCOM5            | LCDSEG1            |
| IOD6 | LCDCOM6            | LCDSEG2            |
| IOD7 | LCDCOM7            | LCDSEG3            |
| IOD8 | LCDSEG4            |                    |

|       |          |  |
|-------|----------|--|
| IOD9  | LCDSEG5  |  |
| IOD10 | LCDSEG6  |  |
| IOD11 | LCDSEG7  |  |
| IOD12 | LCDSEG8  |  |
| IOD13 | LCDSEG9  |  |
| IOD14 | LCDSEG10 |  |
| IOD15 | LCDSEG11 |  |

### 15.6.5. Special Function of IOE

The following table shows the special function of IOE, the special function will be turn-on when corresponded module is enabled. But when special function is LCD COM/SEG or ADC or CMP or X6\_5M or VDCIN, programmer should disable GPIO input and disable GPIO output manually and disable other special function on this GPIO to ensure the correctness of these special functions.

**Table 15-26 Special function of IOE**

| IO    | Special Function 1 | Special Function 2 | Special Function 3   |
|-------|--------------------|--------------------|----------------------|
| IOE0  |                    | LCDSEG74           |                      |
| IOE1  |                    | LCDSEG75           |                      |
| IOE2  |                    | LCDSEG76           |                      |
| IOE3  |                    | LCDSEG77           |                      |
| IOE4  |                    | LCDSEG63           | ADC_CH7              |
| IOE5  |                    | LCDSEG62           | ADC_CH8              |
| IOE6  |                    | LCDSEG61           | ADC_CH9, Tiny ADC 0  |
| IOE7  | CMP1_O             | LCDSEG60           | ADC_CH11, Tiny ADC 1 |
| IOE8  |                    | LCDSEG59           | CMP1_P               |
| IOE9  |                    | LCDSEG58           | CMP1_N               |
| IOE10 |                    | LCDSEG32           |                      |
| IOE11 |                    | LCDSEG33           |                      |
| IOE12 |                    | LCDSEG34           |                      |
| IOE13 |                    | LCDSEG55           |                      |
| IOE14 |                    | LCDSEG56           |                      |
| IOE15 |                    | LCDSEG57           |                      |

## 15.6.6. Special Function of IOF

The following table shows the special function of IOF, the special function will be turn-on when corresponded module is enabled. But when special function is LCD COM/SEG or ADC or CMP or X6\_5M or VDCIN, programmer should disable GPIO input and disable GPIO output manually and disable other special function on this GPIO to ensure the correctness of these special functions.

**Table 15-27 Special function of IOF**

| IO   | Special Function 1 |
|------|--------------------|
| IOF0 | X6_5MI             |
| IOF1 | X6_5MO             |

# 16. DMA Controller


## 16.1. Introduction

The DMA controller is used to transfer data from memory to memory or transfer data from memory to IO or from IO to memory. The DMA controller is also integrated with an AHB to APB bridge, so when DMA is doing APB transfer, the AHB performance will not be affected by slow peripheral. There are total 4 channels integrated in V85XX and each channel's priority is round-robin. The setting in DMA controller will be reset after wake-up from sleep or deep-sleep mode, programmer should restore the setting manually after wake-up from these two states.

## 16.2. Feature

- Memory to Memory Transfer
- Memory to IO Transfer
- IO to Memory Transfer
- Software mode or Hardware DMA request mode.
- Support Fix, Package Round or Frame Round Address mode
- Support Package/Frame/Data-abort IRQ generation.
- Support detection of data abort on bus.
- Integrated with AHB to APB Bridge.
- Support AES 128/192/256 encode/decode

## 16.3. Block Diagram



**Figure 16-1 Functional Block Diagram of DMA Controller**

## 16.4. Register Location

**Table 16-1 Register Location of DMA Controller (DMA Base: 0x40010000)**

| Name      | Type | Address | Description                            | Default    |
|-----------|------|---------|--|------------|
| DMA_IE    | R/W  | 0x0000  | DMA interrupt enable register          | 0x000      |
| DMA_STS   | R/W  | 0x0004  | DMA status register                    | 0x0000     |
| DMA_C0CTL | R/W  | 0x0010  | DMA channel 0 control register         | 0x00000000 |
| DMA_C0SRC | R/W  | 0x0014  | DMA channel 0 source register          | 0x00000000 |
| DMA_C0DST | R/W  | 0x0018  | DMA channel 0 destination register     | 0x00000000 |
| DMA_C0LEN | R    | 0x001C  | DMA channel 0 transfer length register | 0x0000     |
| DMA_C1CTL | R/W  | 0x0020  | DMA channel 1 control register         | 0x00000000 |
| DMA_C1SRC | R/W  | 0x0024  | DMA channel 1 source register          | 0x00000000 |
| DMA_C1DST | R/W  | 0x0028  | DMA channel 1 destination register     | 0x00000000 |
| DMA_C1LEN | R    | 0x002C  | DMA channel 1 transfer length register | 0x0000     |
| DMA_C2CTL | R/W  | 0x0030  | DMA channel 2 control register         | 0x00000000 |

|             |     |        |  |            |
|-------------|-----|--------|--|------------|
| DMA_C2SRC   | R/W | 0x0034 | DMA channel 2 source register          | 0x00000000 |
| DMA_C2DST   | R/W | 0x0038 | DMA channel 2 destination register     | 0x00000000 |
| DMA_C2LEN   | R   | 0x003C | DMA channel 2 transfer length register | 0x0000     |
| DMA_C3CTL   | R/W | 0x0040 | DMA channel 3 control register         | 0x00000000 |
| DMA_C3SRC   | R/W | 0x0044 | DMA channel 3 source register          | 0x00000000 |
| DMA_C3DST   | R/W | 0x0048 | DMA channel 3 destination register     | 0x00000000 |
| DMA_C3LEN   | R   | 0x004C | DMA channel 3 transfer length register | 0x0000     |
| DMA_AESCTL  | R/W | 0x0050 | DMA AES control register               | 0x00000000 |
| DMA_AESKEY0 | R/W | 0x0060 | DMA AES key 0 register                 | 0x00000000 |
| DMA_AESKEY1 | R/W | 0x0064 | DMA AES key 1 register                 | 0x00000000 |
| DMA_AESKEY2 | R/W | 0x0068 | DMA AES key 2 register                 | 0x00000000 |
| DMA_AESKEY3 | R/W | 0x006C | DMA AES key 3 register                 | 0x00000000 |
| DMA_AESKEY4 | R/W | 0x0070 | DMA AES key 4 register                 | 0x00000000 |
| DMA_AESKEY5 | R/W | 0x0074 | DMA AES key 5 register                 | 0x00000000 |
| DMA_AESKEY6 | R/W | 0x0078 | DMA AES key 6 register                 | 0x00000000 |
| DMA_AESKEY7 | R/W | 0x007C | DMA AES key 7 register                 | 0x00000000 |

## 16.5. Register Definition

### 16.5.1. DMA\_IE Register

Table 16-2 Description of DMA\_IE Register

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:12 |        |      | Reserved.  | 0       |
| 11    | C3DAIE | R/W  | Channel 3 data abort interrupt enable<br>0: Disable<br>1: Enable | 0x0     |
| 10    | C2DAIE | R/W  | Channel 2 data abort interrupt enable<br>0: Disable<br>1: Enable | 0x0     |

|   |        |     |   |     |
|---|--------|-----|---|-----|
| 9 | C1DAIE | R/W | Channel 1 data abort interrupt enable<br>0: Disable<br>1: Enable  | 0x0 |
| 8 | C0DAIE | R/W | Channel 0 data abort interrupt enable<br>0: Disable<br>1: Enable  | 0x0 |
| 7 | C3FEIE | R/W | Channel 3 frame end interrupt enable<br>0: Disable<br>1: Enable   | 0x0 |
| 6 | C2FEIE | R/W | Channel 2 frame end interrupt enable<br>0: Disable<br>1: Enable   | 0x0 |
| 5 | C1FEIE | R/W | Channel 1 frame end interrupt enable<br>0: Disable<br>1: Enable   | 0x0 |
| 4 | C0FEIE | R/W | Channel 0 frame end interrupt enable<br>0: Disable<br>1: Enable   | 0x0 |
| 3 | C3PEIE | R/W | Channel 3 package end interrupt enable<br>0: Disable<br>1: Enable | 0x0 |
| 2 | C2PEIE | R/W | Channel 2 package end interrupt enable<br>0: Disable<br>1: Enable | 0x0 |
| 1 | C1PEIE | R/W | Channel 1 package end interrupt enable<br>0: Disable<br>1: Enable | 0x0 |
| 0 | C0PEIE | R/W | Channel 0 package end interrupt enable<br>0: Disable<br>1: Enable | 0x0 |

## 16.5.2. DMA\_STS Register

**Table 16-3 Description of DMA\_STS Register**

| Bit   | Name   | Type | Description   | Default |
|-------|--------|------|---|---------|
| 31:16 |        |      | Reserved.   | 0       |
| 15    | C3DA   | R/C  | Channel 3 data abort interrupt flag, write 1 to clear this flag.  | 0x0     |
| 14    | C2DA   | R/C  | Channel 2 data abort interrupt flag, write 1 to clear this flag.  | 0x0     |
| 13    | C1DA   | R/C  | Channel 1 data abort interrupt flag, write 1 to clear this flag.  | 0x0     |
| 12    | C0DA   | R/C  | Channel 0 data abort interrupt flag, write 1 to clear this flag.  | 0x0     |
| 11    | C3FE   | R/C  | Channel 3 frame end interrupt flag, write 1 to clear this flag.   | 0x0     |
| 10    | C2FE   | R/C  | Channel 2 frame end interrupt flag, write 1 to clear this flag.   | 0x0     |
| 9     | C1FE   | R/C  | Channel 1 frame end interrupt flag, write 1 to clear this flag.   | 0x0     |
| 8     | C0FE   | R/C  | Channel 0 frame end interrupt flag, write 1 to clear this flag.   | 0x0     |
| 7     | C3PE   | R/C  | Channel 3 package end interrupt flag, write 1 to clear this flag. | 0x0     |
| 6     | C2PE   | R/C  | Channel 2 package end interrupt flag, write 1 to clear this flag. | 0x0     |
| 5     | C1PE   | R/C  | Channel 1 package end interrupt flag, write 1 to clear this flag. | 0x0     |
| 4     | C0PE   | R/C  | Channel 0 package end interrupt flag, write 1 to clear this flag. | 0x0     |
| 3     | C3BUSY | R    | DMA channel 3 busy register<br>0: Idle<br>1: Busy                 | 0x0     |
| 2     | C2BUSY | R    | DMA channel 2 busy register.<br>0: Idle<br>1: Busy                | 0x0     |
| 1     | C1BUSY | R    | DMA channel 1 busy register.                                      | 0x0     |

|   |        |   |  |     |
|---|--------|---|--|-----|
|   |        |   | 0: Idle<br>1: Busy                                 |     |
| 0 | C0BUSY | R | DMA channel 0 busy register.<br>0: Idle<br>1: Busy | 0x0 |

### 16.5.3. DMA\_CxCTL Register

Table 16-4 shows the bit assignment of DMA\_CxCTL register, the data in this register will be latched into DMA channel after the transfer is start, so any modification to this register won't affect the on-going DMA transfer. Only STOP bit can stop the DMA transfer immediately.

**Table 16-4 Description of DMA\_CxCTL Register**

| Bit   | Name  | Type | Description  | Default |
|-------|-------|------|--|---------|
| 31:24 | FLEN  | R/W  | Package number register, actual transfer package number is (FLEN + 1). Total length is (FLEN + 1) * (PLEN + 1).  | 0x0     |
| 23:16 | PLEN  | R/W  | Package length register, actual transfer package length is (PLEN + 1). Total length is (FLEN + 1) * (PLEN + 1).  | 0x0     |
| 15    | STOP  | R/W  | Force stop DMA transfer, write 1 to this bit will force the DMA channel back to idle state, programmer should clear this bit to 0 if another DMA transfer need to be assigned into the same channel.<br><br>0: Normal mode.<br><br>1: Force stop DMA transfer.                                 | 0x0     |
| 14    | AESEN | R/W  | Enable AES encrypt/decrypt function of DMA channel. Only DMA channel 3 supports AES function. When AES function is enabled, the SIZE should be set to 32 bits mode and SMODE and TMODE should be set to 1 or 2. And package size should be multiply of 4.<br><br>0: Disable.<br><br>1: Enable. | 0x0     |
| 13    | CONT  | R/W  | Continuous mode, DMA transfer will not stop until STOP bit is set to 1. Every time DMA complete all package and frame transfer, it will start from beginning and do the transfer continuously.<br><br>0: Discontinuous mode.   | 0x0     |

|      |        |     |   |     |
|------|--------|-----|---|-----|
|      |        |     | 1: Continuous mode.   |     |
| 12   | TMODE  | R/W | Transfer mode selection register.<br>0: One DMA request only transfers one single data.<br>1: One DMA request transfers one package data.   | 0x0 |
| 11:7 | DMASEL | R/W | DMA request source selection. Please refer to Table 16-5 of detail about each DMA   | 0x0 |
| 6:5  | DMODE  | R/W | Destination address mode.<br>0: Fix.<br>1: Incremental but rounded at package end.<br>2: Incremental but rounded at frame end.<br>3: Reserved.  | 0x0 |
| 4:3  | SMODE  | R/W | Source address mode.<br>0: Fix.<br>1: Incremental but rounded at package end.<br>2: Incremental but rounded at frame end.<br>3: Reserved.   | 0x0 |
| 2:1  | SIZE   | R/W | Transfer size mode.<br>0: Byte (8 bits).<br>1: Half-word (16 bits)<br>2: Word (32 bits)<br>3: Reserved.   | 0x0 |
| 0    | EN     | R/W | DMA channel enable register.<br>0: Disable DMA channel (no effect when CONT is 1)<br>1: Enable DMA channel.<br><br>This bit will be cleared automatically by hardware when a DMA transfer is done at CONT is 0. | 0x0 |

**Table 16-5 DMA Source Selection**

| DMASEL | Source   | DMASEL | Source   | DMASEL | Source      | DMASEL | Source     |
|--------|----------|--------|----------|--------|-------------|--------|------------|
| 0      | Software | 8      | UART3 TX | 16     | ISO78161 TX | 24     | UART 32K 0 |
| 1      | -        | 9      | UART3 RX | 17     | ISO78161 RX | 25     | UART 32K 1 |
| 2      | UART0 TX | 10     | UART4 TX | 18     | TIMER 0     | 26     | CMP1       |

|   |          |    |             |    |         |    |         |
|---|----------|----|-------------|----|---------|----|---------|
| 3 | UART0 RX | 11 | UART4 RX    | 19 | TIMER 1 | 27 | CMP2    |
| 4 | UART1 TX | 12 | UART5 TX    | 20 | TIMER 2 | 28 | -       |
| 5 | UART1 RX | 13 | UART5 RX    | 21 | TIMER 3 | 29 | -       |
| 6 | UART2 TX | 14 | ISO78160 TX | 22 | SPI1 TX | 30 | SPI2 TX |
| 7 | UART2 RX | 15 | ISO78160 RX | 23 | SPI1 RX | 31 | SPI2 RX |

## 16.5.4. DMA\_CxSRC Register

Table 16-6 Description of DMA\_CxSRC Register

| Bit  | Name | Type | Description   | Default    |
|------|------|------|---|------------|
| 31:0 | SRC  | R/W  | DMA source address register. When SIZE in DMA_CxCTL is 1, then this register must be half-word aligned. When SIZE in DMA_CxCTL is 2, then this register must be word aligned. When the SRC is set to 0x4001xxxx, then it will be switch to IO read automatically. | 0x00000000 |

## 16.5.5. DMA\_CxDST Register

Table 16-7 Description of DMA\_CxDST Register

| Bit  | Name | Type | Description   | Default    |
|------|------|------|---|------------|
| 31:0 | DST  | R/W  | DMA destination address register. When SIZE in DMA_CxCTL is 1, then this register must be half-word aligned. When SIZE in DMA_CxCTL is 2, then this register must be word aligned. When the DST is set to 0x4001xxxx, then it will be switch to IO write automatically. | 0x00000000 |

## 16.5.6. DMA\_CxLEN Register

Table 16-8 Description of DMA\_CxLEN Register

| Bit   | Name  | Type | Description   | Default |
|-------|-------|------|---|---------|
| 31:16 |       |      | Reserved.   | 0       |
| 15:8  | CFLEN | R    | Current transferred package number. The total length of DMA transmission is CFLEN * (PLEN +1) + | 0x00    |

|     |       |   |   |      |
|-----|-------|---|---|------|
|     |       |   | CPLEN.<br><br>After all packages are transferred, it will be automatically cleared.   |      |
| 7:0 | CPLEN | R | Current transferred package length. The total length of DMA transmission is CFLEN * (PLEN +1) + CPLEN.<br><br>After all packages are transferred, it will be automatically cleared. | 0x00 |

## 16.5.7. DMA\_AESCTL Register

Table 16-9 Description of DMA\_AESCTL Register

| Bit  | Name | Type | Description   | Default |
|------|------|------|---|---------|
| 31:4 |      |      | Reserved.   | 0       |
| 3:2  | MODE | R/W  | AES mode selection register.<br><br>0: AES128<br><br>1: AES192<br><br>2: AES256<br><br>3: Reserved. | 0x0     |
| 1    |      |      | Reserved.   | 0       |
| 0    | ENC  | R/W  | AES encode/decode selection register.<br><br>0: Decode<br><br>1: Encode                             | 0x0     |

## 16.5.8. DMA\_AESKEYx Register

Table 16-10 Description of DMA\_AESKEYx Register

| Bit  | Name | Type | Description  | Default    |
|------|------|------|--|------------|
| 31:0 | KEYx | R/W  | AES KEY register.<br><br>KEY0: bit 31~0<br><br>KEY1: bit 63~32<br><br>KEY2: bit 95~64<br><br>KEY3: bit 127~96<br><br>KEY4: bit 159~128 | 0x00000000 |

|  |  |  |  |
|--|--|--|--|
|  |  | <p>KEY5: bit 191~160</p> <p>KEY6: bit 223~192</p> <p>KEY7: bit 255~224.</p> <p>When mode is AES128, only bit 127~0 is used.</p> <p>When mode is AES192, only bit 191~0 is used.</p> <p>When mode is AES256, bit 255~0 is used.</p> |  |
|--|--|--|--|

# 17. UART Controller


## 17.1. Introduction

The UART controller is used to transmit/receive data via UART protocol. There are total 6 UART controller in V85XX, each UART controller can be program individually and has its own interrupt to CPU. The UART controller can support 8 bits transfer without parity or 9 bits transfer with even or odd parity. One data buffer and one shift register is used for transmit engine, and another set of data buffer and shift register are used for receive engine. The setting in UART controller will be reset after wake-up from sleep or deep-sleep mode, programmer should restore the setting manually after wake-up from these two states. The baud rate range of UART is 300~819200bps.

## 17.2. Feature

- Programmable baud rate generator
- 8 bits or 9 bits with odd/even parity transfer.
- Parity error detection.
- Transmit/Receive interrupt flag.
- Transmit/Receive overrun interrupt flag.

## 17.3. Block Diagram



**Figure 17-1 Functional Block Diagram of UART Controller**

## 17.4. Register Location

**Table 17-1 Register Location of UART Controller (UART Base: 0x40011800)**

| Name          | Type | Address | Description                     | Default |
|---------------|------|---------|---------------------------------|---------|
| UART0_DATA    | R/W  | 0x0000  | UART0 data register             | 0x00    |
| UART0_STATE   | R/C  | 0x0004  | UART0 status register           | 0x00    |
| UART0_CTRL    | R/W  | 0x0008  | UART0 control register          | 0x000   |
| UART0_INTSTS  | R/C  | 0x000C  | UART0 interrupt status register | 0x00    |
| UART0_BAUDDIV | R/W  | 0x0010  | UART0 baud rate divide register | 0x00000 |
| UART0_CTRL2   | R/W  | 0x0014  | UART0 control register 2        | 0x0     |
| UART1_DATA    | R/W  | 0x0020  | UART1 data register             | 0x00    |
| UART1_STATE   | R/C  | 0x0024  | UART1 status register           | 0x00    |
| UART1_CTRL    | R/W  | 0x0028  | UART1 control register          | 0x000   |
| UART1_INTSTS  | R/C  | 0x002C  | UART1 interrupt status register | 0x00    |
| UART1_BAUDDIV | R/W  | 0x0030  | UART1 baud rate divide register | 0x00000 |
| UART1_CTRL2   | R/W  | 0x0034  | UART1 control register 2        | 0x0     |
| UART2_DATA    | R/W  | 0x0040  | UART2 data register             | 0x00    |
| UART2_STATE   | R/C  | 0x0044  | UART2 status register           | 0x00    |
| UART2_CTRL    | R/W  | 0x0048  | UART2 control register          | 0x000   |
| UART2_INTSTS  | R/C  | 0x004C  | UART2 interrupt status register | 0x00    |
| UART2_BAUDDIV | R/W  | 0x0050  | UART2 baud rate divide register | 0x00000 |
| UART2_CTRL2   | R/W  | 0x0054  | UART2 control register 2        | 0x0     |
| UART3_DATA    | R/W  | 0x0060  | UART3 data register             | 0x00    |
| UART3_STATE   | R/C  | 0x0064  | UART3 status register           | 0x00    |
| UART3_CTRL    | R/W  | 0x0068  | UART3 control register          | 0x000   |
| UART3_INTSTS  | R/C  | 0x006C  | UART3 interrupt status register | 0x00    |
| UART3_BAUDDIV | R/W  | 0x0070  | UART3 baud rate divide register | 0x00000 |
| UART3_CTRL2   | R/W  | 0x0074  | UART3 control register 2        | 0x0     |
| UART4_DATA    | R/W  | 0x0080  | UART4 data register             | 0x00    |
| UART4_STATE   | R/C  | 0x0084  | UART4 status register           | 0x00    |
| UART4_CTRL    | R/W  | 0x0088  | UART4 control register          | 0x000   |
| UART4_INTSTS  | R/C  | 0x008C  | UART4 interrupt status register | 0x00    |

|               |     |        |                                 |         |
|---------------|-----|--------|---------------------------------|---------|
| UART4_BAUDDIV | R/W | 0x0090 | UART4 baud rate divide register | 0x00000 |
| UART4_CTRL2   | R/W | 0x0094 | UART4 control register 2        | 0x0     |
| UART5_DATA    | R/W | 0x00A0 | UART5 data register             | 0x00    |
| UART5_STATE   | R/C | 0x00A4 | UART5 status register           | 0x00    |
| UART5_CTRL    | R/W | 0x00A8 | UART5 control register          | 0x000   |
| UART5_INTSTS  | R/C | 0x00AC | UART5 interrupt status register | 0x00    |
| UART5_BAUDDIV | R/W | 0x00B0 | UART5 baud rate divide register | 0x00000 |
| UART5_CTRL2   | R/W | 0x00B4 | UART5 control register 2        | 0x0     |

**Table 17-2 Register Location of MISC Controller for UART(MISC Base: 0x40013000)**

| Name       | Type | Address | Description                         | Default |
|------------|------|---------|-------------------------------------|---------|
| MISC_IREN  | R/W  | 0x000C  | IR enable control register          | 0x00    |
| MISC_DUTYL | R/W  | 0x0010  | IR Duty low pulse control register  | 0x0000  |
| MISC_DUTYH | R/W  | 0x0014  | IR Duty high pulse control register | 0x0000  |

## 17.5. Register Definition

### 17.5.1. UARTx\_DATA Register

**Table 17-3 Description of UARTx\_DATA Register**

| Bit  | Name | Type | Description                                | Default |
|------|------|------|--|---------|
| 31:8 |      |      | Reserved.                                  | 0       |
| 7:0  | DATA | R/W  | Read: Receive data<br>Write: Transmit data | 0x0     |

### 17.5.2. UARTx\_STATE Register

**Table 17-4 Description of UARTx\_STATE Register**

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:7 |        |      | Reserved.   | 0       |
| 6    | RXPSTS | R    | Receive parity data flag. This flag show the parity bit of last receive data. | 0x0     |
| 5    | TXDONE | R/C  | Transmit done flag. This flag will be set when a                              | 0x0     |

|   |        |     |  |     |
|---|--------|-----|--|-----|
|   |        |     | single byte data is transmitted. The bit will be cleared when programmer write 1 to this bit or write 1 to TXDONEIF bit in UARTx_INTSTS register.  |     |
| 4 | RXPE   | R/C | Receive parity error flag. This flag will be set when receive data's parity does not meet expectation. The bit will be cleared when programmer write 1 to this bit or write 1 to RXPEIF bit in UARTx_INTSTS register.                                    | 0x0 |
| 3 | RXOV   | R/C | Receive buffer overrun flag. This flag will be set when RXFULL is 1 and another new data is received from RX engine. The bit will be cleared when programmer write 1 to this bit or write 1 to RXOVIF bit in UARTx_INTSTS register.                      | 0x0 |
| 2 | TXOV   | R/C | Transmit buffer overrun flag. This flag will be set when TXFULL is 1 and another new data is written into UARTx_DATA register. The bit will be cleared when programmer write 1 to this bit or write 1 to TXOVIF bit in UARTx_INTSTS register.            | 0x0 |
| 1 | RXFULL | R   | Receive buffer full register.<br>0: Receive buffer is empty.<br>1: Receive buffer is full.<br><br>This flag will be set when a data is receive from the UART RX engine, and will be cleared to 0 when programmer read the data from UARTx_DATA register. | 0x0 |
| 0 |        |     | Reserved.  | 0   |

### 17.5.3. UARTx\_CTRL Register

Table 17-5 Description of UARTx\_CTRL Register

| Bit  | Name     | Type | Description                                     | Default |
|------|----------|------|---|---------|
| 31:9 |          |      | Reserved.                                       | 0       |
| 8    | TXDONEIE | R/W  | Transmit done interrupt enable register.        | 0x0     |
| 7    | RXPEIE   | R/W  | Receive parity error interrupt enable register. | 0x0     |
| 6    |          |      | Reserved.                                       | 0       |
| 5    | RXOVIE   | R/W  | Receive overrun interrupt enable register.      | 0x0     |
| 4    | TXOVIE   | R/W  | Transmit overrun interrupt enable register.     | 0x0     |
| 3    | RXIE     | R/W  | Receive interrupt enable register.              | 0x0     |

|   |      |     |                                  |     |
|---|------|-----|----------------------------------|-----|
| 2 |      |     | Reserved.                        | 0   |
| 1 | RXEN | R/W | Receive engine enable register.  | 0x0 |
| 0 | TXEN | R/W | Transmit engine enable register. | 0x0 |

## 17.5.4. UARTx\_INTSTS Register

Table 17-6 Description of UARTx\_INTSTS Register

| Bit  | Name     | Type | Description  | Default |
|------|----------|------|--|---------|
| 31:6 |          |      | Reserved.  | 0       |
| 5    | TXDONEIF | R/C  | Transmit done flag. This flag will be set when a single byte is transmitted and TXDONEIE is 1. The bit will be cleared when programmer write 1 to this bit or write 1 to TXDONE bit in UARTx_STATE register.   | 0x0     |
| 4    | RXPEIF   | R/C  | Receive parity error flag. This flag will be set when receive data's parity does not meet expectation and RXPEIE is 1. The bit will be cleared when programmer write 1 to this bit or write 1 to RXPE bit in UARTx_STATE register.                         | 0x0     |
| 3    | RXOVIF   | R/C  | Receive buffer overrun flag. This flag will be set when RXOVIE is 1 and RXFULL is 1 and another new data is received from RX engine. The bit will be cleared when programmer write 1 to this bit or write 1 to RXOV bit in UARTx_STATE register.           | 0x0     |
| 2    | TXOVIF   | R/C  | Transmit buffer overrun flag. This flag will be set when TXOVIE is 1 and TXFULL is 1 and another new data is written into UARTx_DATA register. The bit will be cleared when programmer write 1 to this bit or write 1 to TXOV bit in UARTx_STATE register. | 0x0     |
| 1    | RXIF     | R/C  | Receive interrupt flag. This bit will be set when a data is received before the EOF flag and put in UARTx_DATA register. This bit will be cleared when write 1 to this register.   | 0x0     |
| 0    |          |      | Reserved.  | 0       |

## 17.5.5. UARTx\_BAUDDIV Register

Table 17-7 Description of UARTx\_BAUDDIV Register

| Bit | Name | Type | Description | Default |
|-----|------|------|-------------|---------|
|-----|------|------|-------------|---------|

|       |         |     |  |     |
|-------|---------|-----|--|-----|
| 31:20 |         |     | Reserved.  | 0   |
| 19:0  | BAUDDIV | R/W | Baud rate divider register, this register must be set before enable UART engine.<br><br>BAUDDIV = APBCLK/Baud-rate.<br><br>For example, when APBCLK = 6.5536MHz and baud-rate is 9600, fill $6553600/9600 = 682$ in this register. | 0x0 |

## 17.5.6. UARTx\_CTRL2 Register

Table 17-8 Description of UARTx\_CTRL2 Register

| Bit  | Name  | Type | Description   | Default |
|------|-------|------|---|---------|
| 31:4 |       |      | Reserved.   | 0       |
| 3:2  | PMODE | R/W  | Parity mode control register, this register is valid only when MODE is set to 1.<br><br>0: Even parity.<br>1: Odd parity.<br>2: Always 0 at parity bit.<br>3: Always 1 at parity bit. | 0x0     |
| 1    | MODE  | R/W  | UART mode control register.<br><br>0: 1+8+1 mode.<br>1: 1+8+1+1 mode, the parity bit is controlled by PMODE register.   | 0x0     |
| 0    | MSB   | R/W  | LSB/MSB transmit order control register.<br><br>0: LSB transmit first.<br>1: MSB transmit first.  | 0x0     |

## 17.5.7. MISC\_IREN Register

Table 17-9 Description of MISC\_IREN Register

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:6 |      |      | Reserved.  | 0       |
| 5:0  | IREN | R/W  | IR enable control register. Each bit in this register corresponded to 1 UART TX channel. When IREN[x] is set to 1, it means UART TX[x] will be | 0x00    |

|  |  |  |                                    |  |
|--|--|--|------------------------------------|--|
|  |  |  | modulated with IR pulse to output. |  |
|--|--|--|------------------------------------|--|

## 17.5.8. MISC\_DUTYL Register

Table 17-10 Description of MISC\_DUTYL Register

| Bit   | Name  | Type | Description   | Default |
|-------|-------|------|---|---------|
| 31:16 |       |      | Reserved.   | 0       |
| 15:0  | DUTYL | R/W  | IR low pulse width control register. The low pulse width will be (DUTYL + 1)*APBCLK period. | 0x0000  |

## 17.5.9. MISC\_DUTYH Register

Table 17-11 Description of MISC\_DUTYH Register

| Bit   | Name  | Type | Description   | Default |
|-------|-------|------|---|---------|
| 31:16 |       |      | Reserved.   | 0       |
| 15:0  | DUTYH | R/W  | IR high pulse width control register. The high pulse width will be (DUTYH + 1)*APBCLK period. | 0x0000  |

# 18. UART 32K Controller


## 18.1. Introduction

The UART 32K controller is used to receive data via UART protocol. There are two individual UART 32K controllers in V85XX, which can select input from UART rx0 ~ rx3. UART 32K controller is designed to operate at 32K crystal frequency, so it can work under sleep or deep sleep mode. The typical baud rate is 9600. The UART 32K controller can support 8 bits transfer without parity or 9 bits transfer with even or odd parity. One data buffer and one shift register is used for receive engine. The baud rate range of UART 32K is 300~14400bps.

## 18.2. Feature

- Operated under sleep or deep-sleep mode.
- Wake-up capability under sleep or deep-sleep mode.
- Programmable Baud rate generator
- 8 bits or 9 bits with odd/even parity transfer.
- Parity error detection.
- Receive interrupt flag.
- Receive parity error flag.
- Receive overrun interrupt flag.

## 18.3. Block Diagram



**Figure 18-1 Functional Block Diagram of UART 32K Controller**

## 18.4. Register Location

**Table 18-1 Register Location of UART 32K Controller (UART 32K 0 Base: 0x40014100)**

| Name        | Type | Address | Description                           | Default |
|-------------|------|---------|---------------------------------------|---------|
| U32K0_CTRL0 | R/W  | 0x0000  | UART 32K 0 control register 0         | 0x00    |
| U32K0_CTRL1 | R/W  | 0x0004  | UART 32K 0 control register 1         | 0x00    |
| U32K0_PHASE | R/W  | 0x0008  | UART 32K 0 baud rate control register | 0x4B00  |
| U32K0_DATA  | R    | 0x000C  | UART 32K 0 receive data buffer        | --      |
| U32K0_STS   | R/C  | 0x0010  | UART 32K 0 interrupt status register  | 0x00    |
| U32K1_CTRL0 | R/W  | 0x0080  | UART 32K 1 control register 0         | 0x00    |
| U32K1_CTRL1 | R/W  | 0x0084  | UART 32K 1 control register 1         | 0x00    |
| U32K1_PHASE | R/W  | 0x0088  | UART 32K 1 baud rate control register | 0x4B00  |

|            |     |        |                                      |      |
|------------|-----|--------|--------------------------------------|------|
| U32K1_DATA | R   | 0x008C | UART 32K 1 receive data buffer       | --   |
| U32K1_STS  | R/C | 0x0090 | UART 32K 1 interrupt status register | 0x00 |

## 18.5. Register Definition

### 18.5.1. U32Kx\_CTRL0 Register

Table 18-2 Description of U32Kx\_CTRL0 Register

| Bit  | Name    | Type | Description   | Default |
|------|---------|------|---|---------|
| 31:9 |         |      | Reserved.   | 0       |
| 8    | WKUMODE | R/W  | Wake-up mode control register. This register is valid when RXIE = 1.<br><br>0: Wake-up when a package is received no matter parity or stop bit is correct or not.<br><br>1: Wake-up only when parity bit and stop bit is correct.   | 0x0     |
| 7:6  | DEBSEL  | R/W  | De-bounce control register<br><br>0: No de-bounce.<br><br>1: 2 RTCCLK clocks de-bounce.<br><br>2: 3 RTCCLK clocks de-bounce.<br><br>3: 4 RTCCLK clocks de-bounce.<br><br>This register is used when the UART bus is dirty, enable the de-bounce function can reduce the noise on the receive data. But a too large de-bounce cycles may result in loss of receive data. | 0x0     |
| 5:4  | PMODE   | R/W  | Parity mode control register, this register is valid only when MODE is set to 1.<br><br>0: Even parity.<br><br>1: Odd parity.<br><br>2: Always 0 at parity bit.<br><br>3: Always 1 at parity bit.   | 0x0     |
| 3    | MODE    | R/W  | UART mode control register.<br><br>0: 1+8+1 mode.   | 0x0     |

|   |       |     |   |     |
|---|-------|-----|---|-----|
|   |       |     | 1: 1+8+1+1 mode, the parity bit is controlled by PMODE register.  |     |
| 2 | MSB   | R/W | UART receive order control register.<br>0: LSB receive first.<br>1: MSB receive first.  | 0x0 |
| 1 | ACOFF | R/W | Auto-calibration off control register. In order to correct receive UART data under RTCCLK clock, there is a hardware auto calibration mechanism inside the controller. By default, this mode is turned on, programmer can set 1 to this bit to turn off this function.<br>0: Enable auto-calibration.<br>1: Disable auto-calibration. | 0x0 |
| 0 | EN    | R/W | UART32K controller enable register. When this bit is set to 1, the UART32K controller will start to receive data after two 32768 Hz clock cycles. So use must set correct parameter and control register before set this register to 1.<br>0: Disable.<br>1: Enable.  | 0x0 |

## 18.5.2. U32Kx\_CTRL1 Register

Table 18-3 Description of U32Kx\_CTRL1 Register

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:6 |        |      | Reserved.   | 0x0     |
| 5:4  | RXSEL  | R/W  | Receive data select register.<br>0: From UART RX0 (IOA12).<br>1: From UART RX1 (IOA13).<br>2: From UART RX2 (IOA14).<br>3: From UART RX3 (IOA15). | 0x0     |
| 3    |        |      | Reserved.   |         |
| 2    | RXOVIE | R/W  | Receive overrun interrupt/wake-up enable register.  | 0x0     |
| 1    | RXPEIE | R/W  | Receive parity error interrupt/wake-up enable register.   | 0x0     |
| 0    | RXIE   | R/W  | Receive interrupt/wake-up enable register. When   | 0x0     |

|  |  |  |  |  |
|--|--|--|--|--|
|  |  |  | enabled, when WKUMODE is 0, it will wake up as long as it receives serial data; when WKUMODE is 1, it will wake up only when parity and stop bits are correct. |  |
|--|--|--|--|--|

### 18.5.3. U32Kx\_PHASE Register

Table 18-4 Description of U32Kx\_PHASE Register

| Bit   | Name  | Type | Description   | Default |
|-------|-------|------|---|---------|
| 31:16 |       |      | Reserved.   | 0       |
| 15:0  | PHASE | R/W  | Baud rate divider register, this register must be set before enable UART 32K engine.<br><br>PHASE = $65536 * \text{Baud-rate} / 32768$ .<br><br>For example, when baud-rate is 9600, fill $65536 * 9600 / 32768 = 19200$ in this register. The maximum baud rate which UART 32K can support is 9600.<br><br>When PSCA in RTC_PSCA register is not 0, the value in this register should be calculated by the divided RTCCLK frequency. | 0x4B00  |

### 18.5.4. U32Kx\_DATA Register

Table 18-5 Description of U32Kx\_DATA Register

| Bit  | Name | Type | Description         | Default |
|------|------|------|---------------------|---------|
| 31:8 |      |      | Reserved.           | 0       |
| 7:0  | DATA | R    | Read: Receive data. | --      |

### 18.5.5. U32Kx\_STS Register

Table 18-6 Description of U32Kx\_STS Register

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:3 |      |      | Reserved.  | 0       |
| 2    | RXOV | R/C  | Receive buffer overrun flag. This flag will be set when receive FIFO is full and another new data is received from RX engine. The bit will be cleared when programmer write 1 to this bit. | 0x0     |

|   |      |     |   |     |
|---|------|-----|---|-----|
| 1 | RXPE | R/C | Receive parity error flag. This flag will be set when receive data's parity does not meet expectation. The bit will be cleared when programmer write 1 to this bit. | 0x0 |
| 0 | RXIF | R/C | Receive interrupt flag, this bit will be set when a data is received and put in U32K_DATA register. This bit will be cleared when write 1 to this register.         | 0x0 |

# 19. ISO7816 Controller

## 19.1. Introduction

The ISO7816 controller is an enhanced UART protocol which is able to do half-duplex communication on the 2 wires bus. There are total 2 ISO7816 controller in V85XX, each ISO7816 controller can be program individually and has its own interrupt to CPU. A clock divider is also included inside the IP which is capable to generate a 1~5MHz clock for ISO7816 device. The setting in ISO7816 controller will be reset after wake-up from sleep or deep-sleep mode, programmer should restore the setting manually after wake-up from these two states.

## 19.2. Feature

- Programmable Baud rate generator
- Support automatically retry.
- Support half-duplex transmit/receive.
- Support clock divider.

## 19.3. Block Diagram




Figure 19-1 Functional Block Diagram of ISO7816 Controller

## 19.4. Register Location

**Table 19-1 Register Location of ISO7816 Controller (ISO7816 Base: 0x40012000)**

| Name              | Type | Address | Description                             | Default |
|-------------------|------|---------|---|---------|
| ISO78160_BAUDDIVL | R/W  | 0x0004  | ISO78160 baud-rate low byte register    | 0x00    |
| ISO78160_BAUDDIVH | R/W  | 0x0008  | ISO78160 baud-rate high byte register   | 0x00    |
| ISO78160_DATA     | R/W  | 0x000C  | ISO78160 data register                  | 0x00    |
| ISO78160_INFO     | R/C  | 0x0010  | ISO78160 information register           | 0x00    |
| ISO78160_CFG      | R/W  | 0x0014  | ISO78160 control register               | 0x00    |
| ISO78160_CLK      | R/W  | 0x0018  | ISO78160 clock divider control register | 0x00    |
| ISO78161_BAUDDIVL | R/W  | 0x0044  | ISO78161 baud-rate low byte register    | 0x00    |
| ISO78161_BAUDDIVH | R/W  | 0x0048  | ISO78161 baud-rate high byte register   | 0x00    |
| ISO78161_DATA     | R/W  | 0x004C  | ISO78161 data register                  | 0x00    |
| ISO78161_INFO     | R/C  | 0x0050  | ISO78161 information register           | 0x00    |
| ISO78161_CFG      | R/W  | 0x0054  | ISO78161 control register               | 0x00    |
| ISO78161_CLK      | R/W  | 0x0058  | ISO78161 clock divider control register | 0x00    |

## 19.5. Register Definition

### 19.5.1. ISO7816x\_BAUDDIVL Register

**Table 19-2 Description of ISO7816x\_BAUDDIVL Register**

| Bit  | Name     | Type | Description                    | Default |
|------|----------|------|--------------------------------|---------|
| 31:8 |          |      | Reserved.                      | 0       |
| 7:0  | BAUDDIVL | R/W  | Low byte of baud-rate divider. | 0x0     |

## 19.5.2. ISO7816x\_BAUDDIVH Register

**Table 19-3 Description of ISO7816x\_BAUDDIVH Register**

| Bit  | Name     | Type | Description  | Default |
|------|----------|------|--|---------|
| 31:8 |          |      | Reserved.  | 0       |
| 7:0  | BAUDDIVH | R/W  | <p>High byte of baud-rate divider. The baud-rate counter is count from BAUDDIV to 0xFFFF, so the setting should be.</p> <p>BAUDDIV = <math>0x10000 - (\text{APBCLK/Baud-rate})</math>.</p> <p>For example, when APBCLK is 6.5536MHz and baud-rate is 9600, then <math>0x10000 - (6553600/9600) = 0xFD56</math> should be written into this register.</p> | 0x0     |

## 19.5.3. ISO7816x\_DATA Register

**Table 19-4 Description of ISO7816x\_DATA Register**

| Bit  | Name | Type | Description   | Default |
|------|------|------|---|---------|
| 31:8 |      |      | Reserved.   | 0       |
| 7:0  | DATA | R/W  | <p>Read: Receive data, when receive data is not read by programmer and another data has been received, the OVIF flag will be set.</p> <p>Write: Transmit data, a write to this port will trigger a transmit event on the ISO7816 bus.</p> | 0x0     |

## 19.5.4. ISO7816x\_INFO Register

**Table 19-5 Description of ISO7816x\_INFO Register**

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:8 |      |      | Reserved.  | 0       |
| 7    | OVIF | R/C  | Receive overflow flag. This bit will be set when a data is received by not been read by CPU but another receive data is coming in. This bit can be cleared by write 1 to this flag.                                | 0x0     |
| 6    | SDIF | R/C  | Transmit interrupt flag. This bit will set when a byte has been transmitted and ACK has been received. This bit will be set no matter the received ACK is 0 or 1. This bit can be cleared by write 1 to this flag. | 0x0     |

|   |        |     |  |     |
|---|--------|-----|--|-----|
| 5 | RCIF   | R/C | Receive interrupt flag. This bit will set when a byte has been received and ACK has been transmitted. This bit can be cleared by write 1 to this flag. | 0x0 |
| 4 | LSB    | R/W | MSB/LSB transmit/receive order control register.<br>0: Transmit MSB first.<br>1: Transmit LSB first.   | 0x0 |
| 3 | SDERR  | R/C | When the received ACK is 0 during transmit mode, this bit will be set to 1. This bit can be clear by write 1 to this bit.                              | 0x0 |
| 2 | RCERR  | R/C | When received data have check sum error, this bit will be set to 1. This bit can be clear by write 1 to this bit.                                      | 0x0 |
| 1 | CHKSUM | R/W | The transmitted or received data's check sum bit. This bit can be read/write by CPU, by the original message will be lost.                             | 0x0 |
| 0 | RCACK  | R/W | The received ACK at the end of transmit. This bit can be read/write by CPU, by the original message will be lost.                                      | 0x0 |

## 19.5.5. ISO7816x\_CFG Register

Table 19-6 Description of ISO7816x\_CFG Register

| Bit  | Name   | Type | Description  | Default |
|------|--------|------|--|---------|
| 31:8 |        |      | Reserved.  | 0       |
| 7    | OVIE   | R/W  | Receive overrun interrupt enable register.   | 0x0     |
| 6    | SDIE   | R/W  | Transmit interrupt enable register.  | 0x0     |
| 5    | RCIE   | R/W  | Receive interrupt enable register.   | 0x0     |
| 4    | ACKLEN | R/W  | ACK low period when receive an error data.<br>0: 1 bit<br>1: 2 bits.   | 0x0     |
| 3    | AUTOSD | R/W  | Automatic re-transmit when receive ACK is 0.<br>0: Disable automatic re-transmit mode.<br>1: Enable automatic re-transmit mode.      | 0x0     |
| 2    | AUTORC | R/W  | Automatic response ACK as 0 when receive an error data to let transmitter re-send the data.<br>0: Disable automatic re-receive mode. | 0x0     |

|   |      |     |   |     |
|---|------|-----|---|-----|
|   |      |     | 1: Enable automatic re-receive mode.  |     |
| 1 | CHKP | R/W | Parity mode control register.<br>0: Even parity<br>1: Odd parity.                       | 0x0 |
| 0 | EN   | R/W | ISO7816 enable register.<br>0: Disable ISO7816 function.<br>1: Enable ISO7816 function. | 0x0 |

## 19.5.6. ISO7816x\_CLK Register

Table 19-7 Description of ISO7816x\_CLK Register

| Bit  | Name   | Type | Description  | Default |
|------|--------|------|--|---------|
| 31:8 |        |      | Reserved.  | 0       |
| 7    | CLKEN  | R/W  | ISO7816 clock output enable.<br>0: Disable clock output.<br>1: Enable clock output.                        | 0x0     |
| 6:0  | CLKDIV | R/W  | The ISO7816 clock divider ratio.<br>0: APBCLK/1<br>1: APBCLK /2<br>2: APBCLK /3<br>...<br>127: APBCLK /128 | 0x0     |

In ISO7816's protocol, the re-transmit should be less or equal to 3 times, this part should be take care by software to disable the auto transmit or receive function after two times of failure retry.

The following table shows the ISO7816's package format.

Table 19-8 Package format of ISO7816

| bit       | 0                    | 1~8       | 9        | 10                   | 11   | 12       | 0                    | ... |
|-----------|----------------------|-----------|----------|----------------------|------|----------|----------------------|-----|
| Direction | Transmitter→Receiver |           |          | Receiver→Transmitter |      | --       | Transmitter→Receiver |     |
|           | Definition           | Start bit | Data bit | Parity bit           | ACK* | Wait bit | Start bit            | ... |

|             |              |         |   |                      |   |   |            |
|-------------|--------------|---------|---|----------------------|---|---|------------|
| Value       | 0            | MSB→LSB | P | ACK*                 | 1 | 0 | ...        |
| TX          | 0            | MSB→LSB | P | 1                    |   | 0 | ...        |
| RX          | 1            | 1       | 1 | ACK*                 | 1 | 1 | ...        |
| Description | 10 bits data |         |   | 3 bits guarding time |   |   | Next Frame |

\*If ACK is 0, then the RX will be reset from 1 to 0 at the middle of 10<sup>th</sup> bit, and set to 1 at 11<sup>th</sup> or 12<sup>th</sup> bit, which is controlled by ACKLEN in ISO7816x\_CFG.

The transmit package contains totally 10 bits including a start bit and 8 bits data and 1 parity bit. And then in a 3 bits guarding time, the receiver will check the parity correctness response 1 or 2 bits ACK to transmitter. At bit 12, both transmitter and receiver should be kept at high state before next package is ready to be transmitted.

# 20. Timer/PWM Controller


## 20.1. Introduction

There are in total 8 timers in V85XX. Four of them are general purpose 32 bits timer. Another 4 timers are 16 bits timers with PWM function. Each timer can generate interrupt to CM0. Each PWM can output 3 outputs with different output waveform. The setting in timer/PWM controller will be reset after wake-up from sleep or deep-sleep mode, programmer should restore the setting manually after wake-up from these two states.

## 20.2. Feature

- 4 32 bits general purpose count timer
- 4 16 bits PWM timer.
- Each PWM timer can have at most 3 outputs.
- 8 output modes.

## 20.3. Block Diagram



**Figure 20-1 Functional Block Diagram of TIMER Controller**




Figure 20-2 Functional Block Diagram of PWM TIMER Controller

## 20.4. Register Location

Table 20-1 Register Location of 32b TIMER Controller (32b TIMER Base: 0x40012800)

| Name        | Type | Address | Description                         | Default    |
|-------------|------|---------|-------------------------------------|------------|
| TMR0_CTRL   | R/W  | 0x0000  | Timer 0's control register          | 0x0        |
| TMR0_VALUE  | R/W  | 0x0004  | Timer 0's current count register    | 0x00000000 |
| TMR0_RELOAD | R/W  | 0x0008  | Timer 0's reload register           | 0x00000000 |
| TMR0_INT    | R/C  | 0x000C  | Timer 0's interrupt status register | 0x0        |
| TMR1_CTRL   | R/W  | 0x0020  | Timer 1's control register          | 0x0        |
| TMR1_VALUE  | R/W  | 0x0024  | Timer 1's current count register    | 0x00000000 |
| TMR1_RELOAD | R/W  | 0x0028  | Timer 1's reload register           | 0x00000000 |
| TMR1_INT    | R/C  | 0x002C  | Timer 1's interrupt status register | 0x0        |
| TMR2_CTRL   | R/W  | 0x0040  | Timer 2's control register          | 0x0        |
| TMR2_VALUE  | R/W  | 0x0044  | Timer 2's current count register    | 0x00000000 |
| TMR2_RELOAD | R/W  | 0x0048  | Timer 2's reload register           | 0x00000000 |

|             |     |        |                                     |            |
|-------------|-----|--------|-------------------------------------|------------|
| TMR2_INT    | R/C | 0x004C | Timer 2's interrupt status register | 0x0        |
| TMR3_CTRL   | R/W | 0x0060 | Timer 3's control register          | 0x0        |
| TMR3_VALUE  | R/W | 0x0064 | Timer 3's current count register    | 0x00000000 |
| TMR3_RELOAD | R/W | 0x0068 | Timer 3's reload register           | 0x00000000 |
| TMR3_INT    | R/C | 0x006C | Timer 3's interrupt status register | 0x0        |

**Table 20-2 Register Location of 16b PWM TIMER Controller (16b PWM TIMER Base: 0x40012900)**

| Name       | Type | Address | Description                              | Default |
|------------|------|---------|--|---------|
| PWM0_CTL   | R/W  | 0x0000  | PWM Timer 0's control register           | 0x00    |
| PWM0_TAR   | R    | 0x0004  | PWM Timer 0's current count register     | 0x0000  |
| PWM0_CCTL0 | R/W  | 0x0008  | PWM Timer 0's compare control register 0 | 0x000   |
| PWM0_CCTL1 | R/W  | 0x000C  | PWM Timer 0's compare control register 1 | 0x000   |
| PWM0_CCTL2 | R/W  | 0x0010  | PWM Timer 0's compare control register 2 | 0x000   |
| PWM0_CCR0  | R/W  | 0x0014  | PWM Timer 0's compare data register 0    | 0x0000  |
| PWM0_CCR1  | R/W  | 0x0018  | PWM Timer 0's compare data register 1    | 0x0000  |
| PWM0_CCR2  | R/W  | 0x001C  | PWM Timer 0's compare data register 2    | 0x0000  |
| PWM1_CTL   | R/W  | 0x0020  | PWM Timer 1's control register           | 0x00    |
| PWM1_TAR   | R    | 0x0024  | PWM Timer 1's current count register     | 0x0000  |
| PWM1_CCTL0 | R/W  | 0x0028  | PWM Timer 1's compare control register 0 | 0x000   |
| PWM1_CCTL1 | R/W  | 0x002C  | PWM Timer 1's compare control register 1 | 0x000   |
| PWM1_CCTL2 | R/W  | 0x0030  | PWM Timer 1's compare control register 2 | 0x000   |
| PWM1_CCR0  | R/W  | 0x0034  | PWM Timer 1's compare data register 0    | 0x0000  |
| PWM1_CCR1  | R/W  | 0x0038  | PWM Timer 1's compare data register 1    | 0x0000  |

|            |     |        |   |        |
|------------|-----|--------|---|--------|
| PWM1_CCR2  | R/W | 0x003C | PWM Timer 1's compare data register 2     | 0x0000 |
| PWM2_CTL   | R/W | 0x0040 | PWM Timer 2's control register            | 0x00   |
| PWM2_TAR   | R   | 0x0044 | PWM Timer 2's current count register      | 0x0000 |
| PWM2_CCTL0 | R/W | 0x0048 | PWM Timer 2's compare control register 0  | 0x0000 |
| PWM2_CCTL1 | R/W | 0x004C | PWM Timer 2's compare control register 1  | 0x0000 |
| PWM2_CCTL2 | R/W | 0x0050 | PWM Timer 2's compare control register 2  | 0x0000 |
| PWM2_CCR0  | R/W | 0x0054 | PWM Timer 2's compare data register 0     | 0x0000 |
| PWM2_CCR1  | R/W | 0x0058 | PWM Timer 2's compare data register 1     | 0x0000 |
| PWM2_CCR2  | R/W | 0x005C | PWM Timer 2's compare data register 2     | 0x0000 |
| PWM3_CTL   | R/W | 0x0060 | PWM Timer 3's control register            | 0x00   |
| PWM3_TAR   | R   | 0x0064 | PWM Timer 3's current count register      | 0x0000 |
| PWM3_CCTL0 | R/W | 0x0068 | PWM Timer 3's compare control register 0. | 0x0000 |
| PWM3_CCTL1 | R/W | 0x006C | PWM Timer 3's compare control register 1  | 0x0000 |
| PWM3_CCTL2 | R/W | 0x0070 | PWM Timer 3's compare control register 2  | 0x0000 |
| PWM3_CCR0  | R/W | 0x0074 | PWM Timer 3's compare data register 0     | 0x0000 |
| PWM3_CCR1  | R/W | 0x0078 | PWM Timer 3's compare data register 1     | 0x0000 |
| PWM3_CCR2  | R/W | 0x007C | PWM Timer 3's compare data register 2     | 0x0000 |
| PWM_O_SEL  | R/W | 0x00F0 | PWM output selection register             | 0xDB51 |

## 20.5. Register Definition

### 20.5.1. TMRx\_CTRL Register

**Table 20-3 Description of TMRx\_CTRL Register**

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:4 |        |      | Reserved.   | 0       |
| 3    | INTEN  | R/W  | Timer x interrupt enable register.  | 0x0     |
| 2    | EXTCLK | R/W  | Select ext_clk (IOB15) as clock source. The ext_clk's rising edge will be used as internal down counter's enable signal. Every time when the ext_clk is rising, the internal counter will decrease by 1. Under this mode, the frequency of ext_clk should be lower than PLCK/6.               | 0x0     |
| 1    | EXTEN  | R/W  | When the ext_clk (IOB15) is logic 1, the internal down counter will be decreased by 1 with the speed of PCLK. A two clocks sync logic will be applied on the ext_clk to avoid the glitch on the ext_clk. When both the EXTCLK and EXTEN bits are enabled, the EXTCLK bit has higher priority. | 0x0     |
| 0    | EN     | R/W  | Timer x enable control register.  | 0x0     |

### 20.5.2. TMRx\_VALUE Register

**Table 20-4 Description of TMRx\_VALUE Register**

| Bit  | Name  | Type | Description                     | Default    |
|------|-------|------|---------------------------------|------------|
| 31:0 | VALUE | R/W  | Timer x current value register. | 0x00000000 |

### 20.5.3. TMRx\_RELOAD Register

**Table 20-5 Description of TMRx\_RELOAD Register**

| Bit  | Name   | Type | Description  | Default    |
|------|--------|------|--|------------|
| 31:0 | RELOAD | R/W  | Timer x reload value register. A write to this register sets the current value. Every time when the timer down count to 0, the value in this register will be reloaded into the counter and start to down count again. At the same time, the INT bit will be set to 1. | 0x00000000 |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | The RELOAD of the timer can be calculated by the following equation.<br>RELOAD = Period * APBCLK - 1. |  |
|--|--|--|---|--|

## 20.5.4. TMRx\_INT Register

Table 20-6 Description of TMRx\_INT Register


| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:1 |      |      | Reserved.  | 0       |
| 0    | INT  | R/C  | Timer x interrupt status register, write 1 to clear this bit. When the internal down counter timer reach 0, this bit will be set to 1. | 0x0     |

## 20.5.5. PWMx\_CTL Register


Table 20-7 Description of PWMx\_CTL Register

| Bit  | Name | Type | Description   | Default |
|------|------|------|---|---------|
| 31:8 |      |      | Reserved.   | 0       |
| 7:6  | ID   | R/W  | PWM timer x's Input clock divider control.<br><br>0: Input clock divide by 2<br><br>1: Input clock divide by 4<br><br>2: Input clock divide by 8<br><br>3: Input clock divide by 16   | 0x0     |
| 5:4  | MC   | R/W  | PWM Timer mode control<br><br>0: Timer stop.<br><br>1: Up-count mode: timer will count to CCR0 and restart from 0.<br><br>2: Continuous mode: timer will count to 0xFFFF and start from 0.<br><br>3: Up/Down mode: timer will count to CCR0 and then decrease to 0.<br><br>Refer to figure 2 for each mode. | 0x0     |
| 3    | TSEL | R/W  | Clock source selection<br><br>0: APB Clock/128.   | 0x0     |


|   |     |     |  |     |
|---|-----|-----|--|-----|
|   |     |     | 1: APB Clock.  |     |
| 2 | CLR | R/W | TAR clear register, when this bit is set to 1, the TAR will be clear to 0. This bit will be cleared to 0 automatically after TAR is cleared.   | 0x0 |
| 1 | IE  | R/W | PWM Timer x's interrupt enable register.   | 0x0 |
| 0 | IFG | R/C | PWM Timer x's interrupt status flag, write 1 to clear this flag to 0.<br><br>Up mode: Set when counter change from CCR0 to 0.<br><br>Continuous mode: Set when counter change from 0xFFFF to 0.<br><br>Up-Down mode: Set when counter change from 0x0001 to 0. | 0x0 |




**Stop Mode**  
Timer stop.



**Continuous Mode**  
Timer will count to 0xFFFF, and restart from 0 and count to 0xFFFF.



**Up Mode**  
Timer will count to CCR0, and restart from 0 to CCR0.



**Up/Down Mode**  
Timer will count to CCR0, and then down count to 0x0, and then up\_count to CCR0 again.

**Figure 20-3 Mode description of PWM TIMER Controller**


When MC is set to a non-zero value, the timer will start to work. Under up mode or up/down mode, if PWMx\_CCR0 is set to 0, then timer x will stop counting. The timer will start to count again if a non-zero value is written to PWMx\_CCR0.

Under up-mode, if the CCR0 is changed during the operation time and new CCR value is larger than current count value, then the timer will count to the new CCR0 then return to 0. And if the new CCR0 is smaller than current count value, the timer will count one tick and reset to 0 to start again.

Under up-down mode and the timer is under up-count process, if the CCR0 is changed during the

operation time and new CCR value is larger than current count value, then the timer will count to the new CCR0 then down count to 0. And if the new CCR0 is smaller than current count value, the timer will count one tick and start to down count to 0. Under up-down mode and the timer is under down-count process, if the CCR0 is changed during the operation time, then the timer will continuously complete the down count process.

Under continuous mode, user can set the output frequency depends on the dynamic setting of CCR0~CCR2. The following diagram shows an example of this application.



**Figure 20-4 Example of Continuous Mode**

In the above diagram, CCR0a or CCR1a is the CCR0 or CCR1 at Ta0 or Ta1, CCR0b or CCR1b is the CCR0 or CCR1 at Tb0 or Tb1. ( $Tb0=Ta0+t0$ ,  $Tb1=Ta1+t1$ )

The above diagram shows that under continuous mode, user can use CCIFG (bit 0 of CCTLx) and CCIE (bit 4 of CCTLx) to generate a regulator interrupt by setting CCR0a and CCR1a to assert interrupt when TAR=CCR0a or TAR=CCR1a. And when TAR=CCR0b or TAR=CCR1b, it can generate another interrupt with different period. The t0 and t1 can be totally independent, so at most user can set 3 totally independent interrupt with one single PWM timer. Under this mode, the IFG flag will be set when the timer count from 0xFFFF to 0x0.

## 20.5.6. PWM<sub>x</sub>\_TAR Register

Table 20-8 PWM<sub>x</sub>\_TAR Register

| Bit  | Name | Type | Contents                               | Default    |
|------|------|------|--|------------|
| 31:0 | TAR  | R/W  | PWM Timerx real time counting register | 0x00000000 |


## 20.5.7. PWMx\_CCTLx Register

**Table 20-9 Description of PWMx\_CCTLx Register**

| Bit   | Name   | Type | Description   | Default |
|-------|--------|------|---|---------|
| 31:10 |        |      | Reserved.   | 0       |
| 9     | OUTEN  | R/W  | OUTx output enable control register.<br>0: OUTx output disable<br>1: OUTx output enable   | 0x0     |
| 8     |        |      | Reserved.   | 0x0     |
| 7:5   | OUTMOD | R/W  | Output mode selection.<br><br>0: Constant mode, OUTx output the value of OUT bit.<br><br>1: Set mode, OUTx will be set to 1 when TAR=CCR <sub>x</sub> ( <sub>x</sub> =0~2).<br><br>2: Toggle/Reset mode, OUTx will be toggled when TAR=CCR <sub>x</sub> ( <sub>x</sub> =1~2), and will be reset to 0 when TAR=CCR0. This mode can't be used on OUT0.<br><br>3: Set/Reset mode, OUTx will be set to 1 when TAR=CCR <sub>x</sub> ( <sub>x</sub> =1~2), and will be reset to 0 when TAR=CCR0. This mode can't be used on OUT0.<br><br>4: Toggle mode, OUTx will be toggled when TAR=CCR <sub>x</sub> ( <sub>x</sub> =0~2).<br><br>5: Reset mode, OUTx will be reset to 0 when TAR=CCR <sub>x</sub> ( <sub>x</sub> =0~2).<br><br>6: Toggle/set mode, OUTx will be toggled when TAR=CCR <sub>x</sub> ( <sub>x</sub> =1~2), and will be set to 1 when TAR=CCR0. This mode can't be used on OUT0.<br><br>7: Reset/set mode, OUTx will be reset to 0 when TAR=CCR <sub>x</sub> ( <sub>x</sub> =1~2), and will be set to 1 when TAR=CCR0. This mode can't be used on OUT0. | 0x0     |
| 4     | CCIE   | R/W  | Compare interrupt enable register.  | 0x0     |
| 3     |        |      | Reserved.   |         |
| 2     | OUT    | R/W  | This bit is used to control the output value of OUTx when OUTMOD is set to 0.   | 0x0     |
| 1     |        |      | Reserved.   | 0       |
| 0     | CCIFG  | R/C  | Under compare mode, this bit will be set when TAR=CCR <sub>x</sub> .  | 0x0     |


|  |  |  |  |
|--|--|--|--|
|  |  | This bit can be cleared only when write 1 to this bit. |  |
|--|--|--|--|

The following figure shows the PWM output under up-mode.




**Figure 20-5 PWM Output under Up-count Mode**

The following figure shows the PWM output under continuous-mode.



**Figure 20-6 PWM Output under Continuous Mode**

The following figure shows the PWM output under up/down count mode.



**Figure 20-7 PWM Output under Up/down Count Mode**

## 20.5.8. PWM<sub>x</sub>\_CCR<sub>x</sub> Register

**Table 20-10 Description of PWM<sub>x</sub>\_CCR<sub>x</sub> Register**

| Bit   | Name             | Type | Description  | Default |
|-------|------------------|------|--|---------|
| 31:16 |                  |      | Reserved.  | 0       |
| 15:0  | CCR <sub>x</sub> | R/W  | Compare data register. This register is used to compare with TAR to generate PWM output. | 0x0     |

## 20.5.9. PWM\_O\_SEL Register

**Table 20-11 Description of PWM\_O\_SEL Register**

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:16 |        |      | Reserved.  | 0       |
| 15:12 | O_SEL3 | R/W  | External output PWM3's output selection register.<br>Same definition as O_SEL0 | 0xD     |
| 11:8  | O_SEL2 | R/W  | External output PWM2's output selection register.<br>Same definition as O_SEL0 | 0xB     |

|     |        |     |  |     |
|-----|--------|-----|--|-----|
| 7:4 | O_SEL1 | R/W | External output PWM1's output selection register.<br>Same definition as O_SEL0   | 0x5 |
| 3:0 | O_SEL0 | R/W | External output PWM0's output selection register.<br>0: From PWM0's OUT0<br>1: From PWM0's OUT1<br>2: From PWM0's OUT2<br>4: From PWM1's OUT0<br>5: From PWM1's OUT1<br>6: From PWM1's OUT2<br>8: From PWM2's OUT0<br>9: From PWM2's OUT1<br>10: From PWM2's OUT2<br>12: From PWM3's OUT0<br>13: From PWM3's OUT1<br>14: From PWM3's OUT2<br>Others: Reserved. | 0x1 |

# 21. LCD Controller


## 21.1. Introduction

The LCD controller is used to display content on the LCD panel. The LCD controller supports 4 COMs or 6COMs and 8 COMs mode, and maximum 76 segments. There are two frame buffers inside the LCD controller, which support automatically switch function. The setting in GPIO controller will be reset after wake-up from deep-sleep mode, programmer should restore the setting manually after wake-up from deep-sleep mode.


## 21.2. Feature

- Support 4, 6 or 8 COMs mode.
- Support maximum 4 COMs×76 SEGs, 6 COMs×74 SEGs or 8 COMs×72 SEGs.
- Support 1/3 Bias or 1/4 Bias modes
- Bias voltage generated by an individual 3.3V LDO, and can be adjusted from 3.6V-2.7V with resolution of 60mV/LSB
- An internal resistor ladder to generate the LCD waveform voltages--LCD scan frequency generated by the RTCCLK clock
- Two frame buffers which support automatically switch function.
- Adjustable frame rate.

## 21.3. Block Diagram



**Figure 21-1 Functional Block Diagram of LCD Controller**



**Figure 21-2 LCD Controller Structure Diagram**

## 21.4. LCD Timing

In the V85XX, the CLK, sourced by the 32.768kHz RTCCLK clock, provides the LCD driver with clock pulse for timing generation. Generally, the crystal oscillator keeps on running until it is powered off, so

the LCD driver keeps on working even in Sleep (not Deep Sleep) state unless CLK is disabled. When the crystal stops running anomaly when power is still on, the internal RC clock will become the replacement of the XTAL clock to source the LCD driver until the crystal is stimulated to run again.

The CLK frequency is divided to generate frame frequency for the waveform. The MCU can configure bit[1:0] of LCD\_CTRL to select the appropriate frame frequency. By default it is 64Hz.

## 21.5. LCD Waveform Voltage

In the V85XX, the bias voltage of LCD driver is generated by an individual 3.3V LDO, and an internal resistor ladder is designed to generate LCD waveform voltage (VLCD). Users can adjust the waveform voltage via bits VLCD[3:0](bit[4:1] of ANA\_REG6).


## 21.6. LCD Operating Current

Users can adjust the resistance value of each resistor in the resistor ladder of the bias voltage generation circuits via bits DRV[1:0] (bit[3:2] of LCD\_CTRL) to adjust the current through the circuits to change the lightness of the display panel. By default, the resistance value is 300 kΩ.

## 21.7. LCD Drive Waveform


There are 4 resistors in series in the bias voltage generation circuit, which can be configured to work in 1/3 bias mode or 1/4 bias mode. Users can configure bit LCD\_BMOD (bit0 of ANA\_REG6) to disable or enable one resistor in the bias voltage generation circuit to enable the LCD driver to work in 1/3 bias mode or 1/4 bias mode.

When an LCD panel of 1/4 duty 1/3 bias is applied, the LCD drive waveform is depicted in the following figure.




**Figure 21-3 LCD Drive Waveform of 1/4 Duty and 1/3 Bias**

When LCD panel of 1/6 duty and 1/3 bias is applied, the LCD drive waveform is depicted in the following figure.




**Figure 21-4 LCD Drive Waveform of 1/6 Duty and 1/3 Bias**

When an LCD panel of 1/8 duty and 1/3 bias is applied, the LCD drive waveform is depicted in the following figures.



**Figure 21-5 LCD Drive Waveform of 1/8 Duty and 1/3 Bias**

When an LCD panel of 1/8 duty and 1/4 bias is applied, the LCD drive waveform is depicted in the following figures.



**Figure 21-6 LCD Drive Waveform of 1/8 Duty and 1/4 Bias**

## 21.8. Register Location

**Table 21-1 Register Location of ANA Controller for LCD (ANA Base: 0x40014200)**

| Name     | Type | Address | Description               | Default |
|----------|------|---------|---------------------------|---------|
| ANA_REG6 | R/W  | 0x0018  | Analog control register 6 | 0x00    |

**Table 21-2 Register Location of LCD Controller (LCD Base: 0x40002000)**

| Name     | Type | Address | Description                  | Default |
|----------|------|---------|------------------------------|---------|
| LCD_FB00 | R/W  | 0x0000  | LCD Frame buffer 0 register  | --      |
| LCD_FB01 | R/W  | 0x0004  | LCD Frame buffer 1 register  | --      |
| LCD_FB02 | R/W  | 0x0008  | LCD Frame buffer 2 register  | --      |
| LCD_FB03 | R/W  | 0x000C  | LCD Frame buffer 3 register  | --      |
| LCD_FB04 | R/W  | 0x0010  | LCD Frame buffer 4 register  | --      |
| LCD_FB05 | R/W  | 0x0014  | LCD Frame buffer 5 register  | --      |
| LCD_FB06 | R/W  | 0x0018  | LCD Frame buffer 6 register  | --      |
| LCD_FB07 | R/W  | 0x001C  | LCD Frame buffer 7 register  | --      |
| LCD_FB08 | R/W  | 0x0020  | LCD Frame buffer 8 register  | --      |
| LCD_FB09 | R/W  | 0x0024  | LCD Frame buffer 9 register  | --      |
| LCD_FB0A | R/W  | 0x0028  | LCD Frame buffer 10 register | --      |
| LCD_FB0B | R/W  | 0x002C  | LCD Frame buffer 11 register | --      |
| LCD_FB0C | R/W  | 0x0030  | LCD Frame buffer 12 register | --      |
| LCD_FB0D | R/W  | 0x0034  | LCD Frame buffer 13 register | --      |
| LCD_FB0E | R/W  | 0x0038  | LCD Frame buffer 14 register | --      |
| LCD_FB0F | R/W  | 0x003C  | LCD Frame buffer 15 register | --      |
| LCD_FB10 | R/W  | 0x0040  | LCD Frame buffer 16 register | --      |
| LCD_FB11 | R/W  | 0x0044  | LCD Frame buffer 17 register | --      |
| LCD_FB12 | R/W  | 0x0048  | LCD Frame buffer 18 register | --      |
| LCD_FB13 | R/W  | 0x004C  | LCD Frame buffer 19 register | --      |
| LCD_FB14 | R/W  | 0x0050  | LCD Frame buffer 20 register | --      |
| LCD_FB15 | R/W  | 0x0054  | LCD Frame buffer 21 register | --      |
| LCD_FB16 | R/W  | 0x0058  | LCD Frame buffer 22 register | --      |

|              |     |        |                                       |            |
|--------------|-----|--------|---------------------------------------|------------|
| LCD_FBF17    | R/W | 0x005C | LCD Frame buffer 23 register          | --         |
| LCD_FBF18    | R/W | 0x0060 | LCD Frame buffer 24 register          | --         |
| LCD_FBF19    | R/W | 0x0064 | LCD Frame buffer 25 register          | --         |
| LCD_FBF1A    | R/W | 0x0068 | LCD Frame buffer 26 register          | --         |
| LCD_FBF1B    | R/W | 0x006C | LCD Frame buffer 27 register          | --         |
| LCD_FBF1C    | R/W | 0x0070 | LCD Frame buffer 28 register          | --         |
| LCD_FBF1D    | R/W | 0x0074 | LCD Frame buffer 29 register          | --         |
| LCD_FBF1E    | R/W | 0x0078 | LCD Frame buffer 30 register          | --         |
| LCD_FBF1F    | R/W | 0x007C | LCD Frame buffer 31 register          | --         |
| LCD_FBF20    | R/W | 0x0080 | LCD Frame buffer 32 register          | --         |
| LCD_FBF21    | R/W | 0x0084 | LCD Frame buffer 33 register          | --         |
| LCD_FBF22    | R/W | 0x0088 | LCD Frame buffer 34 register          | --         |
| LCD_FBF23    | R/W | 0x008C | LCD Frame buffer 35 register          | --         |
| LCD_FBF24    | R/W | 0x0090 | LCD Frame buffer 36 register          | --         |
| LCD_FBF25    | R/W | 0x0094 | LCD Frame buffer 37 register          | --         |
| LCD_FBF26    | R/W | 0x0098 | LCD Frame buffer 38 register          | --         |
| LCD_FBF27    | R/W | 0x009C | LCD Frame buffer 39 register          | --         |
| LCD_CTRL     | R/W | 0x0100 | LCD control register                  | 0x00       |
| LCD_CTRL2    | R/W | 0x0104 | LCD control register 2                | 0x0000     |
| LCD_SEGCTRL0 | R/W | 0x0108 | LCD segment enable control register 0 | 0x00000000 |
| LCD_SEGCTRL1 | R/W | 0x010C | LCD segment enable control register 1 | 0x00000000 |
| LCD_SEGCTRL2 | R/W | 0x0110 | LCD segment enable control register 2 | 0x00000000 |

## 21.9. Register Definition

### 21.9.1. LCD\_FBX Register

Table 21-3 Description of LCD\_FBX Register

| Bit | Name | Type | Description | Default |
|-----|------|------|-------------|---------|
|-----|------|------|-------------|---------|

|      |       |     |  |    |
|------|-------|-----|--|----|
| 31:0 | DATAx | R/W | Each bit represents a data in the display array; see Table 3~6 for detail of data arrangement under different mode. These registers can do byte read or write, so programmer can use CPU or DMA to fill these registers. | -- |
|------|-------|-----|--|----|

The LCD\_FB00~LCD\_FB13 is frame buffer A.

The LCD\_FB14~LCD\_FB27 is frame buffer B.

The following tables show only for frame buffer A, if FBMODE is select to 1, the frame buffer B has the same data layout as frame buffer A.

**Table 21-4 Data arrangement of LCD\_FBX**

| Register | Data bit          |                   |                   |                   |
|----------|-------------------|-------------------|-------------------|-------------------|
|          | 31:24             | 23:16             | 15:8              | 7:0               |
| LCD_FB00 | COM[7:0] of SEG3  | COM[7:0] of SEG2  | COM[7:0] of SEG1  | COM[7:0] of SEG0  |
| LCD_FB01 | COM[7:0] of SEG7  | COM[7:0] of SEG6  | COM[7:0] of SEG5  | COM[7:0] of SEG4  |
| .....    |                   |                   |                   |                   |
| LCD_FB13 | COM[7:0] of SEG79 | COM[7:0] of SEG78 | COM[7:0] of SEG77 | COM[7:0] of SEG76 |

When 4 or 6 COMs mode is selected, the high bit of COM will be discarded, so the data format is the same as 8 COMs mode.

## 21.9.2. LCD\_CTRL Register

**Table 21-5 Description of LCD\_CTRL Register**

| Bit  | Name | Type | Description   | Default |
|------|------|------|---|---------|
| 31:8 |      |      | Reserved.   | 0       |
| 7    | EN   | R/W  | LCD controller enable register.<br>0: Disable<br>1: Enable                    | 0x0     |
| 6    |      |      | Reserved.   | 0       |
| 5:4  | TYPE | R/W  | LCD type control register.<br>0: 4 COM mode<br>1: 6 COM mode<br>2: 8 COM mode | 0x0     |

|     |     |     |  |     |
|-----|-----|-----|--|-----|
|     |     |     | 3: Reserved.   |     |
| 3:2 | DRV | R/W | LCD driving resistance control register.<br><br>0: 300 kohm<br>1: 600 kohm<br>2: 150 kohm<br>3: 200 kohm   | 0x0 |
| 1:0 | FRQ | R/W | LCD scan frequency<br><br>0: 64Hz<br>1: 128 Hz<br>2: 256Hz<br>3: 512Hz<br><br>The scan frequency here means the scan speed of each COM, so if total COM is 4, then the overall frame rate will be this value divided by 4. | 0x0 |


**Note:** If user want to switch COM type, user should disable LCD controller(bit7 of LCD\_CTRL register) firstly, and then wait for a delay to ensure the current frame transmission is completed. The delay is calculated according to the current frame rate(bit7 and bit1:0 of LCD\_CTRL register). For example, the current LCD scan frequency is 64Hz, and user want switch 4 COM to 6 COM, the delay is calculated as following:  $T_{Delay} = 1/(64/4) = 62.5ms$

### 21.9.3. LCD\_CTRL2 Register

**Table 21-6 Description of LCD\_CTRL2 Register**

| Bit   | Name   | Type | Description   | Default |
|-------|--------|------|---|---------|
| 31:16 |        |      | Reserved.   | 0       |
| 15:8  | SWPR   | R/W  | Frame buffer switch period. The switch period is calculated by the following equation.<br><br>0.5 sec * (SWPR + 1).   | 0x0     |
| 7:6   | FBMODE | R/W  | LCD frame buffer switch mode control register.<br><br>0: Always show frame buffer A.<br>1: Switch between frame buffer A and frame buffer B.<br>2: Switch between frame buffer A and blank.<br>3: Reserved. | 0x0     |
| 5     |        |      | Reserved.   | 0       |

|     |        |     |   |     |
|-----|--------|-----|---|-----|
| 4   | BKFILL | R/W | Fill value at blank period. This register is used to control the filling value during blank period. | 0x0 |
| 3:0 |        |     | Reserved.   | 0   |



**Figure 21-7 Frame buffer operation mode under different FBMODE**

## 21.9.4. LCD\_SEGCTRL0 Register

**Table 21-7 Description of LCD\_SEGCTRL0 Register**

| Bit  | Name    | Type | Description   | Default    |
|------|---------|------|---|------------|
| 31:0 | SEGCTRL | R/W  | Each bit control the SEG0~SEG31's LCD signal enable.<br>Bit 0: SEG 0's enable control.<br>Bit 1: SEG 1's enable control.<br>....<br>Bit 31: SEG 31's enable control.<br>0: Disable SEG's output.<br>1: Enable SEG's output. | 0x00000000 |

## 21.9.5. LCD\_SEGCTRL1 Register

**Table 21-8 Description of LCD\_SEGCTRL1 Register**

| Bit  | Name    | Type | Description   | Default    |
|------|---------|------|---|------------|
| 31:0 | SEGCTRL | R/W  | <p>Each bit control the SEG32~SEG63's LCD signal enable.</p> <p>Bit 0: SEG 32's enable control.</p> <p>Bit 1: SEG 33's enable control.</p> <p>....</p> <p>Bit 31: SEG 63's enable control.</p> <p>0: Disable SEG's output.</p> <p>1: Enable SEG's output.</p> | 0x00000000 |

## 21.9.6. LCD\_SEGCTRL2 Register

Table 21-9 Description of LCD\_SEGCTRL2 Register

| Bit   | Name    | Type | Description   | Default    |
|-------|---------|------|---|------------|
| 31:16 |         |      | Reserved.   | 0          |
| 15:0  | SEGCTRL | R/W  | <p>Each bit control the SEG64~SEG79's LCD signal enable.</p> <p>Bit 0: SEG 64's enable control.</p> <p>Bit 1: SEG 65's enable control.</p> <p>....</p> <p>Bit 15: SEG 79's enable control.</p> <p>0: Disable SEG's output.</p> <p>1: Enable SEG's output.</p> | 0x00000000 |

## 21.9.7. ANA\_REG6 Register

Table 21-10 Description of each bit in ANA\_REG6

| Bit | Name      | Function                | Notes   |
|-----|-----------|-------------------------|---|
| 0   | LCD_BMODE | LCD BIAS mode selection | 0: 1/3 bias;<br>1: 1/4 bias.  |
| 4:1 | VLCD[3:0] | LCD driving voltage     | When VLCD=0:default<br><br>When VLCD=0~5: adjust range<br>=+60mV*VLCD<br><br>When VLCD=6~15: adjust range<br>=-60mV* (VLCD-5) |

For Each COM and SEG, before enable the corresponding pin's LCD function, programmer should disable corresponding IO input and output function manually, and disable all special function of the corresponding IO to ensure LCD function work correctly.

## 22. SPI Controller


### 22.1. Introduction

Two independent Serial Peripheral Interface (SPI) controllers are built in V85XX to facilitate communicating with other devices and components. The setting in SPI controller will be reset after wake-up from sleep or deep-sleep mode, programmer should restore the setting manually after wake-up from these two states. The SPICLK range supported by SPI host mode is APBCLK /2/4/8/16/32/64/128. The maximum SPICLK clock supported by SPI slave mode is APBCLK /2.

### 22.2. Features

- Support both master and slave mode.
- Support single byte and consecutive bytes transferring.
- Support receive overrun error indication
- Support transmitting / receiving interrupt request
- Programmable phase and polarity of master clock
- Selectable data sampling time (end or middle of clock period)
- Programmable master SCK clock frequency: APB Clock / 2, / 4, /8, /16, /32, /64, /128
- Built-in 8-depth 8-bits FIFO in both transmit and receive direction, the interrupt level of these two FIFOs is both programmable.

## 22.3. Block Diagram



**Figure 22-1 Functional Block Diagram of SPI Controller**

Usually, the SPI is connected to the external device by 4 pins.

MOSI: The output pin in master mode/the input pin in slave mode. In general, MOSI is used to send data in master mode and receive data in slave mode.

MISO: The input pin in master mode/the output pin in slave mode. In general, MISO is used to receive data in master mode and send data in slave mode.

CLK: SPI serial clock pin, and controlled by master.

CSN: Slave chip select pin, According to the setting of SPI and CSN, CSN can be used as following:

--Select a slave to communication.

--Synchronous data frame.

Note: The maximum SPICLK clock supported by SPI slave mode is 1/2 APBCLK.

## 22.4. Register Location

**Table 22-1 Register Location of SPI1 Controller (SPI1 Base: 0x40011000)**

| Name      | Type | Address | Description           | Default |
|-----------|------|---------|-----------------------|---------|
| SPI1_CTRL | R/W  | 0x0000  | SPI1 Control Register | 0x0000  |

|            |     |        |                               |        |
|------------|-----|--------|-------------------------------|--------|
| SPI1_TXSTS | R/W | 0x0004 | SPI1 Transmit Status Register | 0x8200 |
| SPI1_RXDAT | R/W | 0x0008 | SPI1 Transmit FIFO register   | --     |
| SPI1_RXSTS | R/W | 0x000C | SPI1 Receive Status Register  | 0x0000 |
| SPI1_RXDAT | R   | 0x0010 | SPI1 Receive FIFO Register    | --     |
| SPI1_MISC  | R/W | 0x0014 | SPI1 Misc. Control Register   | 0x0003 |

**Table 22-2 Register Location of SPI2 Controller (SPI2 Base: 0x40015800)**

| Name       | Type | Address | Description                   | Default |
|------------|------|---------|-------------------------------|---------|
| SPI2_CTRL  | R/W  | 0x0000  | SPI2 Control Register         | 0x0000  |
| SPI2_TXSTS | R/W  | 0x0004  | SPI2 Transmit Status Register | 0x8200  |
| SPI2_RXDAT | R/W  | 0x0008  | SPI2 Transmit FIFO register   | --      |
| SPI2_RXSTS | R/W  | 0x000C  | SPI2 Receive Status Register  | 0x0000  |
| SPI2_RXDAT | R    | 0x0010  | SPI2 Receive FIFO Register    | --      |
| SPI2_MISC  | R/W  | 0x0014  | SPI2 Misc. Control Register   | 0x0003  |

## 22.5. Register Definition

### 22.5.1. SPIx\_CTRL Register

The SPIx\_CTRL register is used to control the SPIx controller's behavior.

**Table 22-3 Description of SPIx\_CTRL Register**

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 15    | SPIEN  | R/W  | SPI enable<br>For SPI1 engine if this bit is set to "1", IOB[12:9] becomes SPI1 Interface. These pins cannot be used as GPIO. Therefore, any further corresponding setting on the selected GPIOs will be no effect.<br>For SPI2 engine, if this bit is set to 1, IOC[3:0] becomes SPI2 interface.<br>0: Disabled<br>1: Enabled | 0x0     |
| 14:12 |        |      | Reserved.  | 0       |
| 11    | SPIRST | W    | SPI Soft Reset. If this bit is written by "1", the state machine of SPI controller and FIFO pointer will   |         |

|     |        |     |   |     |
|-----|--------|-----|---|-----|
|     |        |     | return to the original value.<br>0: No effect<br>1: Reset SPI Controller  |     |
| 10  | CSGPIO | R/W | SPI CS pin is controlled by GPIO or H/W.<br><br>For Master mode.<br><br>0: SPI CS pin control by SPI H/W.<br><br>1: SPI CS pin control by GPIO setting.<br><br>For Slave mode.<br><br>0: SPI CS pin is controlled by external master.<br><br>1: SPI CS pin is connected to logic 0. | 0x0 |
| 9   | SWAP   | R/W | SPI MISO/MOSI swap control register.<br><br>0: No swap MISO/MOSI<br><br>1: Swap MISO/MOSI.  | 0x0 |
| 8   | MOD    | R/W | SPI Mode Selection register<br><br>0: Master mode<br><br>1: Slave mode  | 0x0 |
| 7:6 |        |     | Reserved.   | 0   |
| 5   | SCKPHA | R/W | SPI clock phase, refer to timing scheme on following section.   | 0x0 |
| 4   | SCKPOL | R/W | SPI clock polarity, refer to timing scheme on following section.  | 0x0 |
| 3   |        |     | Reserved.   | 0   |
| 2:0 | SCKSEL | R/W | Master mode clock selection<br><br>000: APBCLK / 2<br><br>001: APBCLK / 4<br><br>010: APBCLK / 8<br><br>011: APBCLK / 16<br><br>100: APBCLK / 32<br><br>101: APBCLK / 64<br><br>110: APBCLK / 128<br><br>111: Reserved.   | 0x0 |

## 22.5.2. SPIx\_TXSTS Register

The SPIx\_TXSTS register is used to control the SPIx transmit FIFO and related interrupt.

**Table 22-4 Description of SPIx\_TXSTS Register**

| Bit   | Name     | Type | Description   | Default |
|-------|----------|------|---|---------|
| 31:16 |          |      | Reserved.   | 0       |
| 15    | SPITXIF  | R/C  | <p>SPI Transmit Interrupt flag.</p> <p>This bit is set to "1" by hardware when the transmit FIFO level is lower than the value set by the user. When SMART is set in SPI_MISC register, the bit will be cleared as long as the transmit FIFO level is high than interrupt level, else you should write "1" to this control bit to clear this flag.</p> <p>Read 0: Not Occurred</p> <p>Read 1: Occurred</p> <p>Write 0: No effect</p> <p>Write 1: Clear the flag</p> | 0x1     |
| 14    | SPITXIEN | R/W  | <p>SPI Transmit Interrupt Enable</p> <p>If this bit is set to "1", and SPI interrupt (when 8-bit TX FIFO level in lower then interrupt level) occurs, hardware will issue an interrupt to CPU. If this bit is cleared to "0", this interrupt will be masked.</p> <p>0: Disabled</p> <p>1: Enabled</p>   | 0x0     |
| 13:10 |          |      | Reserved.   | 0       |
| 9     | TXEMPTY  | R    | <p>Transmit FIFO empty register.</p> <p>This bit will be set by hardware when the transmit FIFO is empty. And will be clear by hardware when the transmit FIFO is not empty.</p> <p>0: Not Empty</p> <p>1: Empty</p>  | 0x1     |
| 8     | TXFUR    | R    | <p>Transmit FIFO under run register</p> <p>This will be set when transmit FIFO is empty and more data is requested by external SPI master, this bit will be set only at SPI slave mode. This bit will be cleared when programmer write 1 to SPITXIF flag.</p>   | 0x0     |

|     |         |     |  |     |
|-----|---------|-----|--|-----|
| 7   |         |     | Reserved.  | 0   |
| 6:4 | TXFLEV  | R/W | <p>Transmit FIFO interrupt level register.</p> <p>This register is used to indicated how much bytes is stored in transmit FIFO when issued interrupt. The lower value is set, the lower interrupt penalty you have. Since you can write more data in one interrupt.</p> <p>FIFO Full Interrupt issue timing</p> <ul style="list-style-type: none"> <li>000: data no. in FIFO &lt;1, 8 write is allowed.</li> <li>001: data no. in FIFO &lt;2, 7 write is allowed.</li> <li>010: data no. in FIFO &lt;3, 6 write is allowed.</li> <li>011: data no. in FIFO &lt;4, 5 write is allowed.</li> <li>100: data no. in FIFO &lt;5, 4 write is allowed.</li> <li>101: data no. in FIFO &lt;6, 3 write is allowed.</li> <li>110: data no. in FIFO &lt;7, 2 write is allowed.</li> <li>111: data no. in FIFO &lt;8, 1 write is allowed.</li> </ul> | 0x0 |
| 3   |         |     | Reserved   | 0   |
| 2:0 | TXFFLAG | R   | <p>Transmit FIFO Data Level.</p> <p>The register is used to indicate how much data is still in the FIFO.</p> <ul style="list-style-type: none"> <li>0000: No data in FIFO or 8 bytes in FIFO.</li> <li>0001: 1 byte in FIFO.</li> <li>0010: 2 bytes in FIFO.</li> <li>0011: 3 bytes in FIFO.</li> <li>0100: 4 bytes in FIFO.</li> <li>0101: 5 bytes in FIFO.</li> <li>0110: 6 bytes in FIFO.</li> <li>0111: 7 bytes in FIFO.</li> </ul>  | 0x0 |

### 22.5.3. SPIx\_TXDAT Register

The SPIx\_TXDAT register is used to write data to transmit FIFO of SPIx engine and shift out to external master or slave.

**Table 22-5 Description of SPIx\_TXDAT Register**

| Bit  | Name   | Type | Description                      | Default |
|------|--------|------|----------------------------------|---------|
| 31:8 |        |      | Reserved.                        | 0       |
| 7:0  | SPITXD | W    | Write data to SPI Transmit FIFO. | --      |

## 22.5.4. SPIx\_RXSTS Register

The SPIx\_RXSTS register is used to control the SPIx receive FIFO and related interrupt. Table 18-5 shows the bit assignment of SPIx\_RXSTS register.

**Table 22-6 Description of SPIx\_RXSTS Register**

| Bit   | Name     | Type | Description  | Default |
|-------|----------|------|--|---------|
| 31:16 |          |      | Reserved.  | 0       |
| 15    | SPIRXIF  | R/C  | <p>SPI Receive Interrupt flag.<br/>This bit is set to "1" by hardware when the receive FIFO level is higher than the value set by the user. When SMART is set in SPI_MISC register, the bit will be cleared as long as the receive FIFO level is lower than interrupt level, else you should write "1" to this control bit to clear this flag.</p> <p>Read 0: Not Occurred<br/>Read 1: Occurred<br/>Write 0: No effect<br/>Write 1: Clear the flag</p> | 0x0     |
| 14    | SPIRXIEN | R/W  | <p>SPI Receive Interrupt Enable.<br/>If this bit is set to "1", and SPI interrupt (when 8-bit RX FIFO level in higher than interrupt level) occurs, hardware will issue an interrupt to CPU. If this bit is cleared to "0", this interrupt will be masked.</p> <p>0: Disabled<br/>1: Enabled</p>   | 0x0     |
| 13:10 |          |      | Reserved.  | 0       |
| 9     | RXFULL   | R    | <p>Receive FIFO full register.<br/>This bit will be set by hardware when the receive FIFO is full. And will be clear by hardware when the receive FIFO is not full.</p> <p>0: Not Full<br/>1: Full</p>   | 0x0     |

|     |         |     |   |     |
|-----|---------|-----|---|-----|
| 8   | RXFOV   | R   | Receive FIFO over run register.<br><br>This will be set when receive FIFO is full and more data is receive on the SPI data bus. This bit will be cleared when write 1 to SPIRXIF.   | 0x0 |
| 7   |         |     | Reserved.   | 0   |
| 6:4 | RXFLEV  | R/W | Receive FIFO interrupt level register.<br><br>This register is used to indicated how much bytes is stored in receive FIFO when issued interrupt. The larger value is set, the lower interrupt penalty you have. Since you can read more data in one interrupt.<br><br>FIFO Full Interrupt issue timing.<br><br>000: data no. in FIFO >= 1, 1 read is allowed.<br>001: data no. in FIFO >= 2, 2 read is allowed.<br>010: data no. in FIFO >= 3, 3 read is allowed.<br>011: data no. in FIFO >= 4, 4 read is allowed.<br>100: data no. in FIFO >= 5, 5 read is allowed.<br>101: data no. in FIFO >= 6, 6 read is allowed.<br>110: data no. in FIFO >= 7, 7 read is allowed.<br>111: data no. in FIFO >= 8, 8 read is allowed. | 0x0 |
| 3   |         |     | Reserved  | 0   |
| 2:0 | RXFFLAG | R   | Receive FIFO Data Level<br><br>The register is used to indicate how much data is still in the FIFO.<br><br>0000: No data in FIFO or 8 bytes in FIFO<br>0001: 1 byte in FIFO<br>0010: 2 bytes in FIFO<br>0011: 3 bytes in FIFO<br>0100: 4 bytes in FIFO<br>0101: 5 bytes in FIFO<br>0110: 6 bytes in FIFO<br>0111: 7 bytes in FIFO   | 0x0 |

## 22.5.5. SPIx\_RXDAT Register

The SPIx\_RXDAT register is used to read data from receive FIFO of SPIx engine.

**Table 22-7 Description of SPIx\_RXDAT Register**

| Bit  | Name   | Type | Description                      | Default |
|------|--------|------|----------------------------------|---------|
| 31:8 |        |      | Reserved.                        | 0       |
| 7:0  | SPIRXD | R    | Read data from SPI Receive FIFO. | --      |

## 22.5.6. SPIx\_MISC Register

The SPIx\_MISC register is used to control misc. features of SPIx engine.

**Table 22-8 Description of SPIx\_MISC Register**

| Bit   | Name  | Type | Description  | Default |
|-------|-------|------|--|---------|
| 31:10 |       |      | Reserved.  | 0       |
| 9     | OVER  | R/W  | <p>SPI FIFO Over Write Mode</p> <p>This register is used to control the data will be overwrite or skipped when TX/RX FIFO is full.</p> <p>0: The further write to the full FIFO will be skipped.</p> <p>1: The further write to the full FIFO will overwrite the last written data in the FIFO.</p>  | 0x0     |
| 8     | SMART | R/W  | <p>SPI FIFO SMART Mode Register</p> <p>When this bit is set to "1", programmer don't need to clear the transmit/receive interrupt flag when the FIFO status is reach, programmer only needs write-to/read-from transmit/receive FIFO and let the FIFO level lower/higher than the interrupt level, and the interrupt flag will clear automatically. When DMA mode is selected, this bit must be set to 1 to ensure the DMA operation correctly.</p> <p>0: Normal Interrupt Clear</p> <p>1: Smart Interrupt Clear</p> | 0x0     |
| 7:5   |       |      | Reserved.  | 0       |
| 4     | BSY   | R    | <p>SPI Controller Busy Flag</p> <p>This bit is used to indicate if the SPI controller is busy or not.</p>  | 0x0     |

|   |     |   |   |     |
|---|-----|---|---|-----|
|   |     |   | 0: Idle<br>1: Busy  |     |
| 3 | RFF | R | <p>Receive FIFO Full Flag</p> <p>This bit is used to indicate if the SPI controller is real full or not. If the receive FIFO is full, that means any data read from SPI bus can't be written into the FIFO, and the RFOV bit will be set in this situation.</p> <p>0: Receive FIFO not full<br/>1: Receive FIFO full.</p> | 0x0 |
| 2 | RNE | R | <p>Receive FIFO Not Empty Flag</p> <p>This bit is used to indicated if there is any data currently in the receive FIFO.</p> <p>0: Receive FIFO is empty<br/>1: Receive FIFO is not empty</p>  | 0x0 |
| 1 | TNF | R | <p>Transmit FIFO Not Full Flag.</p> <p>This bit is used to indicated if there is any empty slots in the transmit FIFO.</p> <p>0: Transmit FIFO is full, you can't write any more data into it.<br/>1: Transmit FIFO is not full.</p>  | 0x1 |
| 0 | TFE | R | <p>Transmit FIFO Empty Flag</p> <p>This bit is used to indicated if the transmit FIFO is empty or not.</p> <p>0: Transmit FIFO is not empty.<br/>1: Transmit FIFO is empty.</p>   | 0x1 |

## 22.6. Application Note


### 22.6.1. Master Mode

When in master mode, the shifting clock (SPICLK) is generated by V85XX. There are two control bits to control the clock phase and polarity. The transmission starts immediately from a register writes to the SPI\_TXDAT register. As long as there is data in the FIFO, the transmission will start automatically when one byte is transferred.


The SPI shifts the data from MSB to LSB through the SDO pin. The 8-bit data is shifted out after 8 SCK cycles. At the same time, the data is also shifted in through slave device SDI pin. When the transmit

FIFO level is lower than the interrupt trigger level, the SPITXIF flag bit will be set; besides, a SPI interrupt will be generated if the SPITXIEN bit is set. When the receive FIFO level is higher than the interrupt trigger level, the SPIRXIF flag bit will be set; besides, a SPI interrupt will be generated if the SPIRXIEN bit is set. Programmer can read SPI data from SPI\_RXDAT register.

The following diagram depicts the timing scheme on SPI master mode for different operation types (polarity control bit equals "1" or "0", phase control bit equals "1" or "0", and sample strobe control bit equals "1" or "0").



**Figure 22-2Master Mode,  $SPO = 0$ ,  $SPH=0$**



**Figure 22-3 Master Mode,  $SPO = 0$ ,  $SPH=1$**




Figure 22-4 Master Mode, SPO = 1, SPH=0




Figure 22-5 Master Mode, SPO = 1, SPH=1

## 22.6.2. Slave Mode

During SPI slave mode, the SPICLK and SPICSN is generated by the external master. The SPI slave mode is supported only for SPO=0 and SPH=0. The same SPI\_TXDAT and SPI\_RXDAT registers are used for data transmit and receive. The maximum allowed SPICLK during SPI slave mode is 1/2 APBCLK. And

DMA transfer is recommended when the receive clock is fast.

### **22.6.3. Consecutive Bytes Transfer**

Consecutive bytes transfer is available in master and slave modes. In transmission, software is able to send the data consecutively as long as the TNF bit is 1. In reception, software will check for overrun error to monitor if there is any missing data due to the polling rate is too low.

# 23. I2C Controller


## 23.1. Introduction

The I2C subcomponent is the I2C Bus Controller which provides an interface that meets the Philips I2C bus specification and supports all transfer modes from and to the I2C bus. The I2C bus uses two wires to transfer information between devices connected to the bus: "scl" (serial clock line) and "sda" (serial data line). The I2C logic handles bytes transfer autonomously. It also keeps track of serial transfers, and a status register reflects the status of the I2C Bus Controller and the I2C bus. The setting in I2C controller will be reset after wake-up from sleep or deep-sleep mode, programmer should restore the setting manually after wake-up from these two states. The I2C Bus supports  $f_{SCL} = 1\text{MHz}$  (period: 1us) and can be realized by setting the overflow frequency of timer 3.

## 23.2. Feature

- Master transmit/receive mode supported.
- Slave transmit/receive mode supported.
- Detection of bus arbitration fail.
- Interrupt generation.
- Programmable ACK generation.
- Programmable clock speed in master mode.
- Input de-bounce circuit.

## 23.3. Block Diagram



**Figure 23-1 Functional Block Diagram of I2C Controller**

## 23.4. Register Location

**Table 23-1 Register Location of I2C Controller (I2C Base: 0x40010800)**

| Name      | Type | Address | Description                   | Default |
|-----------|------|---------|-------------------------------|---------|
| I2C_DATA  | R/W  | 0x0000  | I2C data register             | 0x00    |
| I2C_ADDR  | R/W  | 0x0004  | I2C address register          | 0x00    |
| I2C_CTRL  | R/W  | 0x0008  | I2C control/status register   | 0x00    |
| I2C_STS   | R    | 0x000c  | I2C status register           | 0xF8    |
| I2C_CTRL2 | R/W  | 0x0018  | I2C interrupt enable register | 0x0     |

## 23.5. Register Definition

### 23.5.1. I2C\_DATA Register

**Table 23-2 Description of I2C\_DATA Register**

| Bit | Name | Type | Description | Default |
|-----|------|------|-------------|---------|
|     |      |      |             |         |

|      |      |     |  |      |
|------|------|-----|--|------|
| 31:8 |      |     | Reserved.  | 0    |
| 7:0  | DATA | R/W | The I2C_DATA register contains a byte to be transmitted through I2C bus or a byte which has just been received through I2C bus. The CPU can read from and write to this 8-bit register while it is not in the process of byte shifting. The I2C_DATA register is not shadowed or double buffered so the user should only read I2C_DATA when an I2C interrupt occurs. | 0x00 |

### 23.5.2. I2C\_ADDR Register

Table 23-3 Description of I2C\_ADDR Register

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:8 |      |      | Reserved.  | 0       |
| 7:1  | SLA  | R/W  | Own I2C slave address (7 bit)  | 0x00    |
| 0    | GC   | R/W  | General Call Address Acknowledge<br><br>If this bit is set, the general call address is recognized; otherwise it is ignored. | 0x0     |

### 23.5.3. I2C\_CTRL Register

Table 23-4 Description of I2C\_CTRL Register

| Bit  | Name | Type | Description  | Default |
|------|------|------|--|---------|
| 31:8 |      |      | Reserved.  | 0       |
| 7    | CR2  | R/W  | Clock rate bit 2   | 0x0     |
| 6    | EN   | R/W  | I2C enable bit<br><br>When EN='0' the "sdao" and "sclo" outputs are set to 1, that drives the output pads of the chip in high impedance, and "sdai" and "scli" input signals are ignored.<br><br>When EN='1' I2C component is enabled and corresponded GPIO will be set to I2C function automatically. | 0x0     |
| 5    | STA  | R/W  | START Flag<br><br>When STA='1', the I2C component checks the I2C bus status and if the bus is free a START condition   | 0x0     |

|   |     |     |   |     |
|---|-----|-----|---|-----|
|   |     |     | is generated.   |     |
| 4 | STO | R/W | STOP Flag<br><br>When STO='1' and I2C interface is in master mode, a STOP condition is transmitted to the I2C bus.  | 0x0 |
| 3 | SI  | R/C | Serial Interrupt Flag<br><br>The "SI" is set by hardware when one of 25 out of 26 possible I2C states is entered. The only state that does not set the "SI" is state F8h, which indicates that no relevant state information is available. The "SI" flag must be cleared by software. In order to clear the "SI" bit, '0' must be written to this bit. Writing a '1' to "SI" bit does not change value of the "SI". When an interrupt is occurred, clear SI means the trigger of next action, so all the necessary control register or data must be set before SI is cleared.   | 0x0 |
| 2 | AA  | R/W | Assert Acknowledge Flag<br><br>When AA='1', an "acknowledge" will be returned when:<br><br>- the "own slave address" has been received<br><br>- the general call address has been received while GC bit in i2caddr register was set<br><br>- a data byte has been received while I2C was in master receiver mode<br><br>- a data byte has been received while I2C was in slave receiver mode<br><br><br>When AA='0', an "not acknowledge" will be returned when:<br><br>- a data byte has been received while I2C was in master receiver mode<br><br>- a data byte has been received while I2C was in slave receiver mode | 0x0 |
| 1 | CR1 | R/W | Clock rate bit 1  | 0x0 |
| 0 | CR0 | R/W | Clock rate bit 0  | 0x0 |

Table 23-5 shows the SCL clock frequency at master mode under different CR2~CR0 setting.

**Table 23-5 SCL clock speed setting**

| CR2 | CR1 | CR0 | SCL Frequency (KHz) | Clock |
|-----|-----|-----|---------------------|-------|
|     |     |     |                     |       |

|   |   |   | PCLK = 6.5536<br>MHz                    | PCLK = 13.1072<br>MHz | PCLK = 19.6608<br>MHz | PCLK = 26.2144<br>MHz | Divided<br>by |
|---|---|---|---|-----------------------|-----------------------|-----------------------|---------------|
| 0 | 0 | 0 | 25.6                                    | 51.2                  | 76.8                  | 102.4                 | 256           |
| 0 | 0 | 1 | 29.2                                    | 58.4                  | 87.6                  | 116.8                 | 224           |
| 0 | 1 | 0 | 34.1                                    | 68.2                  | 102.3                 | 136.4                 | 192           |
| 0 | 1 | 1 | 40.9                                    | 81.9                  | 122.9                 | 163.8                 | 160           |
| 1 | 0 | 0 | 6.8                                     | 13.7                  | 20.5                  | 27.3                  | 960           |
| 1 | 0 | 1 | 54.6                                    | 109.2                 | 163.8                 | 218.4                 | 120           |
| 1 | 1 | 0 | 109.2                                   | 218.4                 | 327.7                 | 436.9                 | 60            |
| 1 | 1 | 1 | TIMER3's overflow frequency divide by 8 |                       |                       |                       |               |

### 23.5.4. I2C\_STS Register

Table 23-6 Description of I2C\_STS Register

| Bit  | Name | Type | Description      | Default |
|------|------|------|------------------|---------|
| 31:8 |      |      | Reserved.        | 0       |
| 7:3  | STS  | R    | I2C Status Code. | 0x1F    |
| 2:0  |      |      | Reserved.        | 0       |

Table 23-7~Table 23-11 shows the status code under different kind of I2C modes.

Table 23-7 I2C Status in Master Transmitter Mode

| STS         | Status of I2C                                      | Application Software Response |             |     |    | Next Action taken by I2C hardware |   |
|-------------|--|-------------------------------|-------------|-----|----|-----------------------------------|---|
|             |  | Read/Write<br>I2C_DATA        | To I2C_CTRL |     |    |                                   |   |
|             |  |                               | STA         | STO | SI | AA                                |   |
| <b>0x08</b> | A START condition has been transmitted.            | Write SLA+W*                  | X           | 0   | 0  | X                                 | SLA+W will be transmitted ACK will be received                        |
| <b>0x10</b> | A repeated START condition has been transmitted.   | Write SLA+W                   | X           | 0   | 0  | X                                 | SLA+W will be transmitted ACK will be received                        |
|             |  | Write SLA+R*                  | X           | 0   | 0  | X                                 | SLA+R will be transmitted I2C will be switched to master receive mode |
| <b>0x18</b> | SLA+W has been transmitted. ACK has been received. | Write data byte               | 0           | 0   | 0  | X                                 | Data byte will be transmitted. ACK will be received                   |
|             |  | no action                     | 1           | 0   | 0  | X                                 | Repeated START will be  |

|             |   |                   |   |   |   |              |   |
|-------------|---|-------------------|---|---|---|--------------|---|
|             |   |                   |   |   |   | transmitted. |   |
|             |   | no action         | 0 | 1 | 0 | X            | STOP condition will be transmitted. STO flag will be reset                                |
|             |   | no action         | 1 | 1 | 0 | X            | STOP condition followed by a START condition will be transmitted. STO flag will be reset  |
| <b>0x20</b> | SLA+W has been transmitted. NACK has been received.               | Write data byte   | 0 | 0 | 0 | X            | Data byte will be transmitted. ACK will be received                                       |
|             |   | no action         | 1 | 0 | 0 | X            | Repeated START will be transmitted.   |
|             |   | no action         | 0 | 1 | 0 | X            | STOP condition will be transmitted. STO flag will be reset                                |
|             |   | no action         | 1 | 1 | 0 | X            | STOP condition followed by a START condition will be transmitted. STO flag will be reset  |
| <b>0x28</b> | Data byte in i2mdat has been transmitted. ACK has been received.  | Write data byte   | 0 | 0 | 0 | X            | Data byte will be transmitted. ACK bit will be received                                   |
|             |   | no action         | 1 | 0 | 0 | X            | Repeated START will be transmitted.   |
|             |   | no action         | 0 | 1 | 0 | X            | STOP condition will be transmitted. STO flag will be reset.                               |
|             |   | no action         | 1 | 1 | 0 | X            | STOP condition followed by a START condition will be transmitted. STO flag will be reset. |
| <b>0x30</b> | Data byte in i2mdat has been transmitted. NACK has been received. | Write data byte * | 0 | 0 | 0 | X            | Data byte will be transmitted. ACK will be received.                                      |
|             |   | no action         | 1 | 0 | 0 | X            | Repeated START will be transmitted.   |
|             |   | no action         | 0 | 1 | 0 | X            | STOP condition will be transmitted. STO flag will be reset.                               |

|  |  |           |   |   |   |   |   |
|--|--|-----------|---|---|---|---|---|
|  |  | no action | 1 | 1 | 0 | X | STOP condition followed by a START condition will be transmitted. STO flag will be reset. |
|--|--|-----------|---|---|---|---|---|

\*: SLA+W: Slave address [7:1] and write bit as bit 0, write bit is 0.

\*: SLA+R: Slave address [7:1] and read bit as bit 0, read bit is 1.

**Table 23-8 I2C Status in Master Receiver Mode**

| STS         | Status of I2C   | Application Software Response |             |     |    |    | Next Action taken by I2C hardware  |  |
|-------------|---|-------------------------------|-------------|-----|----|----|--|--|
|             |   | Read/Write<br>I2C_DATA        | To I2C_CTRL |     |    |    |  |  |
|             |   |                               | STA         | STO | SI | AA |  |  |
| <b>0x08</b> | A START condition has been transmitted                  | Write SLA+R                   | X           | 0   | 0  | X  | SLA+R will be transmitted. ACK will be received  |  |
| <b>0x10</b> | A repeated START condition has been transmitted.        | Write SLA+R                   | X           | 0   | 0  | X  | SLA+R will be transmitted. ACK will be received  |  |
|             |   | Write SLA+W                   | X           | 0   | 0  | X  | SLA+W will be transmitted. I2C will be switched to master transmit mode                  |  |
| <b>0x40</b> | SLA+R has been transmitted. ACK has been received.      | no action                     | 0           | 0   | 0  | 0  | Data byte will be received. not ACK will be returned                                     |  |
|             |   | no action                     | 0           | 0   | 0  | 1  | Data byte will be received. ACK will be returned   |  |
| <b>0x48</b> | SLA+R has been transmitted. Not ACK has been received.  | no action                     | 1           | 0   | 0  | X  | Repeated START condition will be transmitted   |  |
|             |   | no action                     | 0           | 1   | 0  | X  | STOP condition will be transmitted. STO flag will be reset                               |  |
|             |   | no action                     | 1           | 1   | 0  | X  | STOP condition followed by a START condition will be transmitted. STO flag will be reset |  |
| <b>0x50</b> | Data byte has been received. ACK has been returned.     | Read data byte                | 0           | 0   | 0  | 0  | Data byte will be received. not ACK will be returned                                     |  |
|             |   | Read data byte                | 0           | 0   | 0  | 1  | Data byte will be received. ACK will be returned   |  |
| <b>0x58</b> | Data byte has been received. Not ACK has been returned. | Read data byte                | 1           | 0   | 0  | X  | Repeated START condition will be transmitted   |  |
|             |   | Read data byte                | 0           | 1   | 0  | X  | STOP condition will be transmitted. STO flag will be                                     |  |

|  |  |                |   |   |   |       |  |
|--|--|----------------|---|---|---|-------|--|
|  |  |                |   |   |   | reset |  |
|  |  | Read data byte | 1 | 1 | 0 | X     | STOP condition followed by a START condition will be transmitted. STO flag will be reset |

**Table 23-9 I2C Status in Slave Receiver Mode**

| STS         | Status of I2C  | Application Software Response |             |     |     |    | Next Action taken by I2C hardware  |
|-------------|--|-------------------------------|-------------|-----|-----|----|--|
|             |  | Read/Write                    | To I2C_CTRL |     |     |    |  |
|             |  |                               | I2C_DATA    | STA | STO | SI | AA   |
| <b>0x60</b> | Own SLA+W has been received. ACK has been returned.  | no action                     | X           | 0   | 0   | 0  | Data byte will be received and not ACK will be returned.                               |
|             |  | no action                     | X           | 0   | 0   | 1  | Data byte will be received and ACK will be returned.                                   |
| <b>0x68</b> | Arbitration lost in SLA+R/W as master. Own SLA+W has been received, ACK returned.            | no action                     | X           | 0   | 0   | 0  | Data byte will be received and not ACK will be returned.                               |
|             |  | no action                     | X           | 0   | 0   | 1  | Data byte will be received and ACK will be returned.                                   |
| <b>0x70</b> | General call address (00H) has been received. ACK has been returned.                         | no action                     | X           | 0   | 0   | 0  | Data byte will be received and not ACK will be returned.                               |
|             |  | no action                     | X           | 0   | 0   | 1  | Data byte will be received and ACK will be returned.                                   |
| <b>0x78</b> | Arbitration lost in SLA+R/W as master. General call address has been received, ACK returned. | no action                     | X           | 0   | 0   | 0  | Data byte will be received and not ACK will be returned.                               |
|             |  | no action                     | X           | 0   | 0   | 1  | Data byte will be received and ACK will be returned.                                   |
| <b>0x80</b> | Previously addressed with own SLV address. DATA has been received. ACK returned.             | Read data byte                | X           | 0   | 0   | 0  | Data byte will be received and not ACK will be returned.                               |
|             |  | Read data byte                | X           | 0   | 0   | 1  | Data byte will be received and ACK will be returned.                                   |
| <b>0x88</b> | Previously addressed with own SLA. DATA byte has been received. Not ACK returned.            | Read data byte                | 0           | 0   | 0   | 0  | Switched to not addressed SLV mode. No recognition of own SLA or general call address. |
|             |  | Read data                     | 0           | 0   | 0   | 1  | Switched to not addressed  |

|             |   |                |   |   |   |  |
|-------------|---|----------------|---|---|---|--|
|             |   | byte           |   |   |   | SLV mode. Own SLA or general call address will be recognized.  |
|             |   | Read data byte | 1 | 0 | 0 | Switched to not addressed SLV mode. No recognition of own SLA or general call address. START condition will be transmitted when the bus becomes free.  |
|             |   | Read data byte | 1 | 0 | 0 | Switched to not addressed SLV mode. Own SLA or general call address will be recognized. START condition will be transmitted when the bus becomes free. |
| <b>0x90</b> | Previously addressed with general call address. DATA has been received. ACK returned.     | Read data byte | X | 0 | 0 | Data byte will be received and not ACK will be returned.   |
|             |   | Read data byte | X | 0 | 0 | Data byte will be received and ACK will be returned.   |
| <b>0x98</b> | Previously addressed with general call address. DATA has been received. Not ACK returned. | Read data byte | 0 | 0 | 0 | Switched to not addressed SLV mode. No recognition of own SLA or general call address  |
|             |   | Read data byte | 0 | 0 | 0 | Switched to not addressed SLV mode. Own SLA or general call address will be recognized.  |
|             |   | Read data byte | 1 | 0 | 0 | Switched to not addressed SLV mode; no recognition of own SLA or general call address. START condition will be transmitted when the bus becomes free.  |
|             |   | Read data byte | 1 | 0 | 0 | Switched to not addressed SLV mode. Own SLA or general call address will be recognized. START condition will be transmitted when the bus becomes free  |
| <b>0xA0</b> | A STOP condition or repeated START condition has been                                     | no action      | 0 | 0 | 0 | Switched to not addressed SLV mode. No recognition of own SLA or general call  |

|  |   |           |   |   |   |  |
|--|---|-----------|---|---|---|--|
|  | received while still addressed as slave receive or slave transmit mode. |           |   |   |   | address.   |
|  |   | no action | 0 | 0 | 0 | Switched to not addressed slave mode. Own SLA or general call address will be recognized.  |
|  |   | no action | 1 | 0 | 0 | Switched to not addressed SLV mode. No recognition of own SLA or general call address. START condition will be transmitted when the bus becomes free   |
|  |   | no action | 1 | 0 | 0 | Switched to not addressed SLV mode. Own SLA or general call address will be recognized. START condition will be transmitted when the bus becomes free. |

**Table 23-10 I2C Status in Slave Transmitter Mode**

| STS         | Status of I2C  | Application Software Response |             |     |     |    | Next Action taken by I2C hardware   |
|-------------|--|-------------------------------|-------------|-----|-----|----|---|
|             |  | Read/Write                    | To I2C_CTRL |     |     |    |   |
|             |  |                               | I2C_DATA    | STA | STO | SI | AA  |
| <b>0xA8</b> | Own SLA+R has been received. ACK has been returned.  | Write data byte               | X           | 0   | 0   | 0  | Last data byte will be transmitted and ACK will be received.                  |
|             |  | Write data byte               | X           | 0   | 0   | 1  | Data byte will be transmitted. ACK will be received.                          |
| <b>0xB0</b> | Arbitration lost in SLA+R/W as master. Own SLA+R has been received. ACK has been returned. | Write data byte               | X           | 0   | 0   | 0  | Last data byte will be transmitted and ACK will be received.                  |
|             |  | Write data byte               | X           | 0   | 0   | 1  | Data byte will be transmitted. ACK will be received.                          |
| <b>0xB8</b> | Data byte has been transmitted. ACK has been received.                                     | Write data byte               | X           | 0   | 0   | 0  | Last data byte will be transmitted and ACK will be received.                  |
|             |  | Write data byte               | X           | 0   | 0   | 1  | Data byte will be transmitted; ACK will be received.                          |
| <b>0xC0</b> | Data byte has been transmitted. NACK has been received.                                    | no action                     | 0           | 0   | 0   | 0  | Switched to not addressed SLV mode. No recognition of own SLA or general call |

|             |   |           |   |   |   |  |
|-------------|---|-----------|---|---|---|--|
|             |   |           |   |   |   | address.   |
|             |   | no action | 0 | 0 | 0 | Switched to not addressed SLV mode. Own SLA or general call address will be recognized.  |
|             |   | no action | 1 | 0 | 0 | Switched to not addressed SLV mode. No recognition of own SLA or general call address. START condition will be transmitted when the bus becomes free.  |
|             |   | no action | 1 | 0 | 0 | Switched to not addressed SLV mode. Own SLA or general call address will be recognized. START condition will be transmitted when the bus becomes free. |
| <b>0xC8</b> | Last data byte has been transmitted. ACK has been received. | no action | 0 | 0 | 0 | Switched to not addressed SLV mode. No recognition of own SLA or general call address.   |
|             |   | no action | 0 | 0 | 0 | Switched to not addressed SLV mode. Own SLA or general call address will be recognized.  |
|             |   | no action | 1 | 0 | 0 | Switched to not addressed SLV mode. No recognition of own SLA or general call address. START condition will be transmitted when the bus becomes free.  |
|             |   | no action | 1 | 0 | 0 | Switched to not addressed SLV mode. Own SLA or general call address will be recognized. START condition will be transmitted when the bus becomes free. |

**Table 23-11 I2C Misc. Status**

| STS | Status of I2C | Application Software Response |             |     |     |    | Next Action taken by I2C hardware |
|-----|---------------|-------------------------------|-------------|-----|-----|----|-----------------------------------|
|     |               | Read/Write                    | To I2C_CTRL |     |     |    |                                   |
|     |               |                               | I2C_DATA    | STA | STO | SI | AA                                |
|     |               |                               |             |     |     |    |                                   |

|              |   |           |   |   |   |   |   |
|--------------|---|-----------|---|---|---|---|---|
| <b>0x 38</b> | Arbitration lost                              | No action | 0 | 0 | 0 | X | I2C bus will be released; A start condition will be transmitted.  |
|              |   | No action | 1 | 0 | 0 | X | when the bus becomes free (enter to a master mode)  |
| <b>0x F8</b> | No relevant state information available; si=0 | No action | X | X | X |   | Wait or proceed current transfer  |
| <b>0x 00</b> | Bus error during MST or selected slave modes  | No action | 0 | 1 | 0 | X | Only the internal hardware is affected in the MST or addressed SLV modes. In all cases, the bus is released and I2C is switched to the not addressed SLV mode. Sto flag is reset. |

## 23.5.5. I2C\_CTRL2 Register

Table 23-12 Description of I2C\_CTRL2 Register

| Bit  | Name  | Type | Description  | Default |
|------|-------|------|--|---------|
| 31:1 |       |      | Reserved.  | 0       |
| 0    | INTEN | R/W  | Interrupt enable control of I2C controller.<br><br>0: Disable.<br><br>1: Enable. | 0x0     |


## 23.6. Application Notes

### 23.6.1. I2C Bus Protocol: Start/Stop Generation

A Start condition can transfer a one-byte serial data over the SDA line, and a stop condition can terminate the data transfer. A stop condition is a Low-to-High transition of the SDA line while SCL is high. Start and Stop conditions are always generated by the master. The I2C-bus is busy when a Start condition is generated. A few clocks after a Stop condition, the IIC-bus will be free, again.

When a master initiates a Start condition, it should send a slave address to notify the slave device. The one byte of address field consists of a 7-bit address and a 1-bit transfer direction indicator (that is, write or read). If bit 8 is 0, it indicates a write operation (transmit operation); if bit 8 is 1, it indicates a request for data read (receive operation).

The master will finish the transfer operation by transmitting a Stop condition. If the master wants to continue the data transmission to the bus, it should generate another Start condition as well as a slave address. In this way, the read/write operation can be performed in various formats.

**Figure 23-2 Start and Stop Conditions**

### 23.6.2. Data Transfer Format

Every byte placed on the SDA line should be eight bits in length. The number of bytes which can be transmitted per transfer is unlimited. The first byte following a Start condition should have the address field. The address field can be transmitted by the master when the IIC-bus is operating in master mode. Each byte should be followed by an acknowledgement (ACK) bit. The MSB bit of the serial data and addresses are always sent first.




**Figure 23-3 Write Mode with 7-bits Address****Figure 23-4 Read Mode with 7-bits Address**

Figure 23-5 Data Transfer on The I2C bus

### 23.6.3. ACK Signal Transmission

To finish a one-byte transfer operation completely, the receiver should send an ACK bit to the transmitter. The ACK pulse should occur at the ninth clock of the SCL line. Eight clocks are required for the one-byte data transfer. The master should generate the clock pulse required to transmit the ACK bit.

The transmitter should release the SDA line by making the SDA line High when the ACK clock pulse is received. The receiver should also drive the SDA line Low during the ACK clock pulse so that the SDA is Low during the High period of the ninth SCL pulse.

The ACK bit transmit function can be enabled or disabled by software (AA). However, the ACK pulse on the ninth clock of SCL is required to complete a one-byte data transfer operation.




Figure 23-6 Acknowledge on The I2C bus

### 23.6.4. Read-Write Operation

In the transmitter mode, after the data is transferred, the I2C-bus interface will wait until pending interrupt is cleared. Until the interrupt is cleared, the SCL line will be held low. After the interrupt is cleared, the SCL line will be released. After the CPU receives the interrupt request, it should write a new data into I2C\_DATA before clear the pending interrupt.

In the receive mode, after a data is received, the I2C-bus interface will wait until pending interrupt is cleared. Until the pending interrupt is cleared, the SCL line will be held low. After the pending interrupt is cleared, the SCL line will be released. After the CPU receives the interrupt request, it should read the data from I2C\_DATA before clear the pending interrupt.

#### Bus Arbitration Procedures

Arbitration takes place on the SDA line to prevent the contention on the bus between two masters. If a master with a SDA High level detects another master with a SDA active Low level, it will not initiate a data transfer because the current level on the bus does not correspond to its own. The arbitration procedure will be extended until the SDA line turns high.

However when the masters simultaneously lower the SDA line, each master should evaluate whether or not the mastership is allocated to itself. For the purpose of evaluation, each master should detect the

address bits. While each master generates the slave address, it should also detect the address bit on the SDA line because the

Lowering of SDA line is stronger than maintaining High on the line. For example, one master generates a Low as first address bit, while the other master is maintaining High. In this case, both masters will detect Low on the bus because Low is stronger than high even if first master is trying to maintain high on the line. When this happens, low (as the first bit of address) -generating master will get the mastership and high (as the first bit of address) - generating master should withdraw the mastership. If both masters generate Low as the first bit of address, there should be an arbitration for second address bit, again. This arbitration will continue to the end of last address bit.


### Abort Condition

If a slave receiver can't acknowledge the confirmation of the slave address, it should hold the level of the SDA line High. In this case, the master should generate a Stop condition and abort the transfer.

If a master receiver is involved in the aborted transfer, it should signal the end of the slave transmit operation by canceling the generation of an ACK after the last data byte received from the slave. The slave transmitter should then release the SDA to allow a master to generate a Stop condition.

## 23.6.5. Interface Timing

The following diagram shows the interface connection of I2C bus.



**Figure 23-7 I2C Bus Connection Example**

To control the frequency of the serial clock (SCL), programmer can use CR2~CR0 in the I2C\_CTRL register.

The I2C Bus supports  $f_{SCL} = 1\text{MHz}$  (period: 1us).

- Rise Time of the SCL and SDA:  $f_{SCL} = 100\text{kHz}$ : 1000ns;  $f_{SCL} = 400\text{kHz}$ : 300ns
- Fall Time of the SCL and SDA:  $f_{SCL} = 100\text{kHz}$ : 300ns;  $f_{SCL} = 400\text{kHz}$ : 300ns




Figure 23-8 Timing on the SCL and SDA

Table 23-13 I2C AC Characteristics


| Time    | I2C – master mode (CR<7)   | I2C – master mode (CR=7) |
|---------|----------------------------|--------------------------|
| tHD:STA | scl/4                      | min(15 clk)              |
| tLOW    | scl/2                      | min(30 clk)              |
| tHIGH   | scl/2                      | min(30 clk)              |
| tSU:STA | scl/4                      | scl/2 – if (scl/4<7 clk) |
|         |                            | scl/4 – others           |
| tHD:DAT | 6*clk                      | (6 clk)                  |
| tSU:DAT | 1*clk (-for first bit)*    | (1 clk)                  |
|         | scl/2 - 6*clk              | min(24 clk)              |
| tSU:STO | scl/4 + 7*clk              | min(bclk +9)             |
| tBUF    | ( $\frac{3}{4}$ scl)+9*clk | min (3/4 scl)            |

\*- is a case when write to data register is close to the scl rising edge of the first bit data byte.

clk: APB clock period

bclk: Timer 3's overflow period

scl: I2C clock period



**Figure 23-9 AC Timing of I2C Controller**

### 23.6.6. The Resolution for SDA Pin Lock-Status

In the process of I2C communication, when the chip is reset (software reset, WDT reset, external reset), it may cause the I2C data line (SDA is locked in low level) is stuck LOW, the master should send nine clock pulses. The device that held the bus LOW should release it within those nine clocks. If I2C is not stuck LOW in the current time, the nine clock pulses add by user will not affect I2C usage.

## 23.7. Firmware Flow

### 23.7.1. Master Transmit Mode




Figure 23-10 Operations for Master Transmitter Mode

## 23.7.2. Master Receive Mode




Figure 23-11 Operations for Master Receiver Mode

### 23.7.3. Slave Transmit Mode




Figure 23-12 Operations for Slave Transmitter Mode

## 23.7.4. Slave Receive Mode




Figure 23-13 Operations for Slave Receiver Mode

# 24. Interrupt Controller

## 24.1. Introduction

Any interrupt can wake up the system from IDLE, some of them can wake up the system from sleep, some of them can wake up the system from deep sleep.

## 24.2. Feature

## 24.3. Interrupt Sources

**Table 24-1 Interrupt sources**

| Item      | Vector address | Inter<br>rupt<br>Nom. | Description                      | Enable bit of peripheral event      | Flag of peripheral event | Wake-up source |       |
|-----------|----------------|-----------------------|----------------------------------|-------------------------------------|--------------------------|----------------|-------|
|           |                |                       |                                  |                                     |                          | Deep Sleep     | Sleep |
| NMI       | 00000008h      | -14                   | NMI                              |                                     |                          |                |       |
| HardFault | 0000000Ch      | -13                   | HardFault                        |                                     |                          |                |       |
| SVCall    | 0000002Ch      | -5                    | SVCall                           |                                     |                          |                |       |
| PendSV    | 00000038h      | -2                    | PendSV                           |                                     |                          |                |       |
| SysTick   | 0000003Ch      | -1                    | SysTick                          |                                     |                          |                |       |
| PMU       | 00000040h      | 0                     | IOA0~15                          | PMU_CONTROL.0 and PMU_IOAWKUEN.0~15 | PMU_IOAINTSTS.0~15       | V              | V     |
|           |                |                       | 32K crystal is removed or broken | PMU_CONTROL.2                       | PMU_STS.0                | V              | V     |
|           |                |                       | 6M crystal is removed or broken  | PMU_CONTROL.3                       | PMU_STS.1                |                |       |
| RTC       | 00000044h      | 1                     | Reserved.                        | RTC_INTEN.0                         | RTC_INTSTS.0             | V              | V     |
|           |                |                       | illegal time format              | RTC_INTEN.1                         | RTC_INTSTS.1             | V              | V     |
|           |                |                       | multi-second period is reach     | RTC_INTEN.2                         | RTC_INTSTS.2             | V              | V     |
|           |                |                       | multi-minute period              | RTC_INTEN.3                         | RTC_INTSTS.3             | V              | V     |

|           |                          |                       |                              |                |                 |   |   |
|-----------|--------------------------|-----------------------|------------------------------|----------------|-----------------|---|---|
|           |                          |                       | is reach                     |                |                 |   |   |
|           |                          |                       | multi-hour period is reach   | RTC_INTEN.4    | RTC_INTSTS.4    | V | V |
|           |                          |                       | mid-night (00:00) is reach   | RTC_INTEN.5    | RTC_INTSTS.5    | V | V |
|           |                          |                       | 32K counter period is reach  | RTC_INTEN.6    | RTC_INTSTS.6    | V | V |
|           |                          |                       | auto calibration is done     | RTC_INTEN.7    | RTC_INTSTS.7    | V | V |
|           |                          |                       | illegal write to CE register | RTC_INTEN.8    | RTC_INTSTS.8    |   |   |
| U32K0~1   | 00000048h<br>0000004Ch   | 2\3                   | Receiver data input          | U32Kx_CTRL1.0  | U32Kx_STS.0     | V | V |
|           |                          |                       | Receive parity error         | U32Kx_CTRL1.1  | U32Kx_STS.1     | V | V |
|           |                          |                       | Receive buffer overrun       | U32Kx_CTRL1.2  | U32Kx_STS.2     | V | V |
| I2C       | 00000050h                | 4                     | Serial Interrupt             | I2C_CTRL2.0    | I2C_CTRL.3      |   |   |
| SPI1~2    | 00000054h<br>\000000ACh  | 5\27                  | SPI Transmit                 | SPIx_TXSTS.14  | SPIx_RXSTS.15   |   |   |
|           |                          |                       | SPI Receive                  | SPIx_RXSTS.14  | SPIx_RXSTS.15   |   |   |
| UART0~5   | 00000058h<br>\00000006Ch | 6\7\<br>8\9\10<br>\11 | Receive                      | UARTx_CTRL.3   | UARTx_INTSTS.1  |   |   |
|           |                          |                       | Transmit overrun             | UARTx_CTRL.4   | UARTx_INTSTS.2  |   |   |
|           |                          |                       | Receive overrun              | UARTx_CTRL.5   | UARTx_INTSTS.3  |   |   |
|           |                          |                       | Receive parity error         | UARTx_CTRL.7   | UARTx_INTSTS.4  |   |   |
|           |                          |                       | Transmit done                | UARTx_CTRL.8   | UARTx_INTSTS.5  |   |   |
| ISO7816~1 | 00000070h<br>\000000074h | 12\13                 | Receive                      | ISO7816x_CFG.5 | ISO7816x_INFO.5 |   |   |
|           |                          |                       | Transmit                     | ISO7816x_CFG.6 | ISO7816x_INFO.6 |   |   |
|           |                          |                       | Receive overrun              | ISO7816x_CFG.7 | ISO7816x_INFO.7 |   |   |
| Timer0~3  | 00000078h<br>\000000084h | 14\15\<br>16\17       | Timer x overflow             | TMRx_CTRL.3    | TMRx_INT.0      |   |   |
| PWM0~     | 00000088h                | 18\1                  | PWM timer overflow           | PWMx_CTL.1     | PWMx_CTL.0      |   |   |

|       |           |         |                             |              |               |   |   |
|-------|-----------|---------|-----------------------------|--------------|---------------|---|---|
| 3     | ~0000094h | 9\20\21 | Compare 0                   | PWMx_CCTL0.4 | PWMx_CCTL0.0  |   |   |
|       |           |         | Compare 1                   | PWMx_CCTL1.4 | PWMx_CCTL1.0  |   |   |
|       |           |         | Compare 2                   | PWMx_CCTL2.4 | PWMx_CCTL2.0  |   |   |
| DMA   | 00000098h | 22      | Channel 0 package end       | DMA_IE.0     | DMA_STS.0     |   |   |
|       |           |         | Channel 1 package end       | DMA_IE.1     | DMA_STS.1     |   |   |
|       |           |         | Channel 2 package end       | DMA_IE.2     | DMA_STS.2     |   |   |
|       |           |         | Channel 3 package end       | DMA_IE.3     | DMA_STS.3     |   |   |
|       |           |         | Channel 0 frame end         | DMA_IE.4     | DMA_STS.4     |   |   |
|       |           |         | Channel 1 frame end         | DMA_IE.5     | DMA_STS.5     |   |   |
|       |           |         | Channel 2 frame end         | DMA_IE.6     | DMA_STS.6     |   |   |
|       |           |         | Channel 3 frame end         | DMA_IE.7     | DMA_STS.7     |   |   |
|       |           |         | Channel 0 data abort        | DMA_IE.8     | DMA_STS.8     |   |   |
|       |           |         | Channel 1 data abort        | DMA_IE.9     | DMA_STS.9     |   |   |
|       |           |         | Channel 2 data abort        | DMA_IE.10    | DMA_STS.10    |   |   |
|       |           |         | Channel 3 data abort        | DMA_IE.11    | DMA_STS.11    |   |   |
| FLASH | 0000009Ch | 23      | checksum error              | FLASH_CTRL.2 | FLASH_INT.0   |   |   |
| ANA   | 000000A0h | 24      | manual ADC conversion done  | ANA_INTEN.0  | ANA_INTSTS.0  |   |   |
|       |           |         | auto ADC conversion done    | ANA_INTEN.1  | ANA_INTSTS.1  |   |   |
|       |           |         | COMP1 rising or falling     | ANA_INTEN.2  | ANA_INTSTS.2  | V | V |
|       |           |         | COMP2 rising or falling     | ANA_INTEN.3  | ANA_INTSTS.3  | V | V |
|       |           |         | VDDALARMS rising or falling | ANA_INTEN.7  | ANA_INTSTS.7  | V | V |
|       |           |         | VDCIN rising or falling     | ANA_INTEN.8  | ANA_INTSTS.8  | V | V |
|       |           |         | AVCCLV rising or            | ANA_INTEN.10 | ANA_INTSTS.10 | V | V |

|  |  |   |              |               |   |   |
|--|--|---|--------------|---------------|---|---|
|  |  | falling   |              |               |   |   |
|  |  | VDCINDROP is 0 and<br>the entry of<br>sleep or deep-sleep<br>modes are detected | ANA_INTEN.11 | ANA_INTSTS.11 | V | V |
|  |  | ANA_REGx error  | ANA_INTEN.12 | ANA_INTSTS.12 | V | V |
|  |  | TADC change over<br>threshold   | ANA_INTEN.13 | ANA_INTSTS.13 | V | V |

# 25. MISC Controller


## 25.1. Introduction

The MISC controller is used to control some special function of V85XX. There are two MISC controllers inside V85XX, one is in core domain (MISC controller) which will be power-off during sleep and deep-sleep mode. The setting in MISC controller will be reset after wake-up from sleep or deep-sleep mode, programmer should restore the setting manually after wake-up from these two states. Another one (MISC2 controller) is in retention domain which will be power-off at deep-sleep mode. The setting in MISC2 controller will be reset after wake-up from deep-sleep mode, programmer should restore the setting manually after wake-up from deep-sleep mode.

## 25.2. Feature

- Clock control of each sub-module
- Clock divider of AHBCLK and APBCLK.
- FLASH program tick control
- IR duty control.
- SRAM parity check interrupt control.

## 25.3. Block Diagram



**Figure 25-1 Functional Block Diagram of MISC Controller**

## 25.4. Register Location

**Table 25-1 Register Location of MISC Controller(MISC Base: 0x40013000)**

| Name         | Type | Address | Description                            | Default |
|--------------|------|---------|--|---------|
| MISC_SRAMINT | R/C  | 0x0000  | SRAM Parity Error Interrupt.           | 0x00    |
| MISC_SRMINIT | R/W  | 0x0004  | SRAM initialize register               | 0x01    |
| MISC_PARERR  | R    | 0x0008  | SRAM Parity Error address register     | 0x0000  |
| MISC_IREN    | R/W  | 0x000C  | IR enable control register             | 0x00    |
| MISC_DUTYL   | R/W  | 0x0010  | IR Duty low pulse control register     | 0x0000  |
| MISC_DUTYH   | R/W  | 0x0014  | IR Duty high pulse control register    | 0x0000  |
| MISC_IRQLAT  | R/W  | 0x0018  | Cortex-M0 IRQ latency control register | 0x00    |
| MISC_HIADDR  | R    | 0x0020  | AHB invalid access address             | --      |
| MISC_PIADDR  | R    | 0x0024  | APB invalid access address             | --      |

**Table 25-2 Register Location of MISC2 Controller (MISC2 Base: 0x40013E00)**

| Name          | Type | Address | Description                        | Default    |
|---------------|------|---------|------------------------------------|------------|
| MISC2_FLASHWC | R/W  | 0x0000  | FLASH wait cycle register.         | 0x2100     |
| MISC2_CLKSEL  | R/W  | 0x0004  | Clock selection register.          | 0x0        |
| MISC2_CLKDIVH | R/W  | 0x0008  | AHB clock divider control register | 0x00       |
| MISC2_CLKDIVP | R/W  | 0x000C  | APB clock divider control register | 0x01       |
| MISC2_HCLKEN  | R/W  | 0x0010  | AHB clock enable control register  | 0x1FF      |
| MISC2_PCLKEN  | R/W  | 0x0014  | APB clock enable control register  | 0xFFFFFFFF |

## 25.5. Register Definition

### 25.5.1. MISC\_SRAMINT Register

**Table 25-3 Description of MISC\_SRAMINT Register**

| Bit  | Name   | Type | Description  | Default |
|------|--------|------|--|---------|
| 31:5 |        |      | Reserved.  | 0       |
| 4    | LOCKUP | R/C  | This bit indicates the CM0 lockup has happened.<br>Write 1 to clear this flag. | 0x0     |

|   |      |     |  |     |
|---|------|-----|--|-----|
| 3 | PIAC | R/C | This bit indicates that an invalid address access on APB bus is occurred. At the same time, the failure address is latched into MISC_PIADDR. The invalid APB address means not in the region of 0x40010000 ~ 0x40017FFF. If PIACIE is 1, then a NMI will be issued to CM0. Write 1 to clear this flag. | 0x0 |
| 2 | HIAC | R/C | This bit indicates that an invalid address access on AHB bus is occurred. At the same time, the failure address is latched into MISC_HIADDR. The invalid AHB address means not in the region of FLASH or SRAM or IO. If HIACIE is 1, then a NMI will be issued to CM0. Write 1 to clear this flag.     | 0x0 |
| 1 |      |     | Reserved.  | 0   |
| 0 | PERR | R/C | This bit indicates that a SRAM parity error is happened during the SRAM read process. If PERRIE is 1, then a NMI will be issued to CM0. Write 1 to clear this flag.  | 0x0 |

## 25.5.2. MISC\_SRAMINIT Register

Table 25-4 Description of MISC\_SRAMINIT Register

| Bit  | Name   | Type | Description  | Default |
|------|--------|------|--|---------|
| 31:8 |        |      | Reserved.  | 0       |
| 7    | LOCKIE | R/W  | CM0 lockup NMI enable register.  | 0x0     |
| 6    | PIACIE | R/W  | APB invalid address access NMI enable register.  | 0x0     |
| 5    | HIACIE | R/W  | AHB invalid address access NMI enable register.  | 0x0     |
| 4:3  |        |      | Reserved.  | 0       |
| 2    | INIT   | R/W  | SRAM initialize register, set this register to 1 will initialize the SRAM with all zero value with correct parity. This bit will be clear to 0 automatically, during the initialize time, it is not allowed for access of any master on the bus (CPU or DMA), wrong data maybe get during this period.                   | 0x0     |
| 1    | PERRIE | R/W  | SRAM parity error NMI enable register.   | 0x0     |
| 0    | PEN    | R/W  | Parity check enable register. When this bit is 1, all the write access to internal SRAM will also write the parity information into additional parity buffer. When doing SRAM read, automatically parity check will be done and generate the parity error interrupt when parity check fail. By default, this function is | 0x1     |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | turned on, so no need special effort on the software side. But if CPU or DMA access some un-initialize region, parity may happen because the parity information didn't exist in those non-initialize area. At this moment, programmer can use INIT bit to do SRAM initialize automatically. |  |
|--|--|--|---|--|

### 25.5.3. MISC\_PARERR Register

Table 25-5 Description of MISC\_PARERR Register

| Bit   | Name   | Type | Description  | Default |
|-------|--------|------|--|---------|
| 31:12 |        |      | Reserved.  | 0       |
| 11:0  | PEADDR | R    | Parity error address. This register store the information of parity error address, when PE NMI is happened, programmer can check this register to know which SRAM address has defect bit.<br><br>SRAM parity error address =0x20000000+4*PEADDR. | --      |

### 25.5.4. MISC\_IREN Register

Table 25-6 Description of MISC\_IREN Register

| Bit  | Name | Type | Description   | Default |
|------|------|------|---|---------|
| 31:6 |      |      | Reserved.   | 0       |
| 5:0  | IREN | R/W  | IR enable control register. Each bit in this register corresponded to 1 UART TX channel. When IREN[x] is set to 1, it means UART TX[x] will be modulated with IR pulse to output. | 0x00    |

### 25.5.5. MISC\_DUTYL Register

Table 25-7 Description of MISC\_DUTYL Register

| Bit   | Name  | Type | Description   | Default |
|-------|-------|------|---|---------|
| 31:16 |       |      | Reserved.   | 0       |
| 15:0  | DUTYL | R/W  | IR low pulse width control register. The low pulse width will be (DUTYL + 1)*APBCLK period. | 0x0000  |

## 25.5.6. MISC\_DUTYH Register

**Table 25-8 Description of MISC\_DUTYH Register**

| Bit   | Name  | Type | Description   | Default |
|-------|-------|------|---|---------|
| 31:16 |       |      | Reserved.   | 0       |
| 15:0  | DUTYH | R/W  | IR high pulse width control register. The high pulse width will be (DUTYH + 1)*APBCLK period. | 0x0000  |

## 25.5.7. MISC\_IRQLAT Register

**Table 25-9 Description of MISC\_IRQLAT Register**

| Bit   | Name        | Type | Description  | Default |
|-------|-------------|------|--|---------|
| 31:10 |             |      | Reserved.  | 0       |
| 9     | NOHARDFAULT | R/W  | <p>This register is used to disable the hard fault generation to CPU.</p> <p>0: Enable hard fault generation when bus error is happened.</p> <p>1: Disable hard fault generation when bus error is happened, the HIAL hard-fault is not able to be disabled by this bit.</p> <p>When CM0 detect hard fault is happened, it will jump to the hard fault service routine. After it complete the hard fault service, it will jump back to normal code and execute the same instruction again. So if the hard fault happens again, it will stop in this loop and never come out. This register is used for CPU to temporary disable the hard fault generation.</p> | 0x0     |
| 8     | LOCKRESET   | R/W  | <p>This register is used to control if the lockup will issue a system reset.</p> <p>0: Disable reset generation of CM0 lockup.</p> <p>1: Enable reset generation of CM0 lockup.</p>  | 0x0     |
| 7:0   | IRQLAT      | R/W  | This register is used to control the Cortex-M0 IRQ latency. The Cortex-M0 processor supports zero jitter interrupt latency for zero wait-state memory. IRQLAT specifies the minimum number of cycles between an interrupt that becomes pended in the NVIC, and the vector fetch for that interrupt being issued on the AHB-Lite interface. If this bus is set  | 0x00    |

|  |  |  |   |  |
|--|--|--|---|--|
|  |  |  | to 0, interrupts are taken as quickly as possible. For zero jitter in a zero wait state memory system, set this bus to at least a decimal value of 13. For non-zero wait state memory, zero jitter can be achieved with a higher value on IRQLAT. |  |
|--|--|--|---|--|

## 25.5.8. MISC\_HIADDR Register

Table 25-10 MISC\_HIADDR Register

| Bit  | Name   | Type | Contents   | Default |
|------|--------|------|--|---------|
| 31:0 | HIADDR | R    | AHB bus error address. The register is stored the error address information for accessing AHB bus. When error happened, user can access the error address via the register located AHB bus.<br><br>The error address= HIADDR | --      |

## 25.5.9. MISC\_PIADDR Register

Table 25-11 MISC\_PIADDR Register

| Bit  | Name   | Type | Contents  | Default |
|------|--------|------|---|---------|
| 31:0 | PIADDR | R    | APB bus error address. The register is stored the error address information for accessing APB bus. When error happened, user can access the error address via the register located APB bus.<br><br>The error address= 0x40000000 + PIADDR | --      |

## 25.5.10. MISC2\_FLASHWC Register

Table 25-12 Description of MISC2\_FLASHWC Register

| Bit   | Name     | Type | Description  | Default |
|-------|----------|------|--|---------|
| 31:14 |          |      | Reserved.  | 0       |
| 13:8  | 1USCYCLE | R/W  | This register is used for FLASH controller to calculate 1ustick from AHB clock | 0x21    |

|     |  |  |  |      |
|-----|--|--|--|------|
|     |  |  | <p>1ustick = (AHB clock period)*(1USCYCLE+1)</p> <p>This setting is related to the wake-up time of FLASH, and the programming time of FLASH. FLASH wake-up time = 1ustick *10. It must meet 1ustick &gt;=1 <math>\mu</math>s.</p> <p>For example, the clock frequency of AHB is 26.2144MHz. In order to ensure the minimum wake-up time, 1USCYCLE should be set to 26. So, the wake-up time of FLASH is 27 / 26214400 * 10, which is about 10 <math>\mu</math>s.</p> <p>For example, the clock frequency of AHB is 32.768KHz. In order to ensure the minimum wake-up time, 1USCYCLE should be set to 0. So, the wake-up time of FLASH is 1 / 32768 * 10, which is about 305 <math>\mu</math>s.</p> |      |
| 7:0 |  |  | Reserved.  | 0x00 |

## 25.5.11. MISC2\_CLKSEL Register

Table 25-13 Description of MISC2\_CLKSEL Register

| Bit  | Name   | Type | Description   | Default |
|------|--------|------|---|---------|
| 31:3 |        |      | Reserved.   | 0       |
| 2:0  | CLKSEL | R/W  | <p>This register is used to control AHB clock source.</p> <p>0: RCH (6.5MHz RC)</p> <p>1: XOH (6.5536MHz XTAH).</p> <p>2: PLLH.</p> <p>3: RTCCLK (controlled by RTCCLK_SEL in PMU_CONTROL register).</p> <p>4: PLLL.</p> <p>Before clock select to one of the clock source, programmer should enable the corresponded module first by setting PMU_CONTROL register.</p> | 0x0     |

## 25.5.12. MISC2\_CLKDIVH Register

Table 25-14 Description of MISC2\_CLKDIVH Register

| Bit  | Name | Type | Description | Default |
|------|------|------|-------------|---------|
| 31:8 |      |      | Reserved.   | 0       |

|     |         |     |  |      |
|-----|---------|-----|--|------|
| 7:0 | CLKDIVH | R/W | This register is used to control AHB clock divider.<br>0: Clock source divide by 1<br>1: Clock source divide by 2.<br>2: Clock source divide by 3.<br>....<br>255: Clock source divide by 256. | 0x00 |
|-----|---------|-----|--|------|

### 25.5.13. MISC2\_CLKDIVP Register

Table 25-15 Description of MISC2\_CLKDIVP Register

| Bit  | Name    | Type | Description   | Default |
|------|---------|------|---|---------|
| 31:8 |         |      | Reserved.   | 0       |
| 7:0  | CLKDIVP | R/W  | This register is used to control APB clock divider.<br>0: AHB clock divide by 1.<br>1: AHB clock divide by 2.<br>2: AHB clock divide by 3.<br>....<br>255: AHB clock divide by 256. | 0x01    |

### 25.5.14. MISC2\_HCLKEN Register

Table 25-16 Description of MISC2\_HCLKEN Register

| Bit  | Name   | Type | Description  | Default |
|------|--------|------|--|---------|
| 31:9 |        |      | Reserved.  | 0       |
| 8:0  | HCLKEN | R/W  | This register is used to control clock enable of each AHB module. The corresponded module can be turned-off only when its function is not been used. Refer to Table 25-17 for detail about each module.<br>0: Disable.<br>1: Enable. | 0x1FF   |

Table 25-17 HCLK Clock Enable of Each Module

| Bit | Module               | Note                                     |
|-----|----------------------|--|
| 0   | --                   |  |
| 1   | Arbiter & Bus Matrix | Shouldn't off when CPU or DMA is active. |
| 2   | FLASH Controller     | Shouldn't off                            |
| 3   | SRAM Controller      | Shouldn't off                            |
| 4   | DMA Controller       |  |
| 5   | GPIO Controller      |  |
| 6   | LCD Controller       |  |
| 7   | --                   |  |
| 8   | CRYPT Controller     |  |

## 25.5.15. MISC2\_PCLKEN Register

Table 25-18 Description of MISC2\_PCLKEN Register

| Bit  | Name   | Type | Description  | Default    |
|------|--------|------|--|------------|
| 31:0 | PCLKEN | R/W  | This register is used to control clock enable of each APB module. The corresponded module can be turned-off only when its function is not been used. Refer to Table 25-19 for detail about each module.<br><br>0: Disable.<br><br>1: Enable. | 0xFFFFFFFF |

Table 25-19 PCLK clock Enable of Each Module

| Bit | Module         | Note  |
|-----|----------------|---|
| 0   | AHB2APB Bridge | Shouldn't off when CPU or DMA is access APB peripheral. |
| 1   | DMA Controller |   |
| 2   | I2C            |   |
| 3   | SPI1           |   |
| 4   | UART0          |   |
| 5   | UART1          |   |
| 6   | UART2          |   |
| 7   | UART3          |   |

|       |          |  |
|-------|----------|--|
| 8     | UART4    |  |
| 9     | UART5    |  |
| 10    | ISO78160 |  |
| 11    | ISO78161 |  |
| 12    | Timer    |  |
| 13    | MISC     |  |
| 14    | MISC2    |  |
| 15    | PMU      |  |
| 16    | RTC      |  |
| 17    | ANA      |  |
| 18    | U32K 0   |  |
| 19    | U32K 1   |  |
| 20    | Reserved |  |
| 21    | SPI2     |  |
| 31:22 | Reserved |  |

# 26. CRYPT Controller

## 26.1. Introduction

The CRYPT controller is used to accelerate the ECC's sign and verify process speed. The major feature of CRYPT controller is the VLI (variable length integer) multiply, add, sub, and shift. It can achieve overall about 4 times faster than pure software process. Every encryption algorithm use VLI can use this hardware to accelerate the process speed. The CRYPT controller can access internal SRAM directly without affect the M0's access, it can also generate the carry or borrow bit automatically.

## 26.2. Feature

- Support VLI from 32 bits to 512 bits.
- VLI multiplier.
- VLI add and carry bit generation.
- VLI substrate and borrow bit generation.
- VLI right shift 1 bit.
- Internal SRAM direct access.

## 26.3. Block Diagram




Figure 26-1 Functional Block Diagram of CRYPT Controller

## 26.4. Register Location

**Table 26-1 Register Location of CRYPT Controller(MISC Base: 0x40006000)**

| Name        | Type | Address | Description                     | Default |
|-------------|------|---------|---------------------------------|---------|
| CRYPT_CTRL  | R/W  | 0x0000  | Crypt control register          | 0x0000  |
| CRYPT_PTR_A | R/W  | 0x0004  | Crypt pointer A                 | 0x0000  |
| CRYPT_PTR_B | R/W  | 0x0008  | Crypt pointer B                 | 0x0000  |
| CRYPT_PTR_O | R/W  | 0x000C  | Crypt pointer O                 | 0x0000  |
| CRYPT_CARRY | R    | 0x0010  | Crypt carry/borrow bit register | 0x0     |

## 26.5. Register Definition

### 26.5.1. CRYPT\_CTRL Register

**Table 26-2 Description of CRYPT\_CTRL Register**

| Bit   | Name   | Type | Description   | Default |
|-------|--------|------|---|---------|
| 31:16 |        |      | Reserved.   | 0       |
| 15    | NOSTOP | R/W  | This register is used to control if the CPU will be stop by CRYPT engine when the CRYPT engine is busy and CPU read or write CRYPT engine register.<br><br>0: Stop CPU when CRYPT engine is busy.<br><br>1: No stop CPU when CRYPT engine is busy.<br><br>This register only affect the behavior when CPU access the CRYPT register, if CPU didn't access the crypt register, this bit has no effect. | 0x0     |
| 14:12 |        |      | Reserved.   | 0       |
| 11:8  | LENGTH | R/W  | This bit is used to control the VLI length of current operation. Programmer can set this register together with write 1 to ACT bit, but should not change this register when ACT is 1.<br><br>0: 32 bits VLI<br><br>1: 64 bits VLI<br><br>2: 96 bits VLI<br>.....   | 0x0     |

|     |      |     |  |     |
|-----|------|-----|--|-----|
|     |      |     | 15: 512 bits VLI   |     |
| 7   |      |     | Reserved.  | 0   |
| 6:4 | MODE | R/W | <p>This register controls the operation mode of crypt engine. Programmer can set this register together with write 1 to ACT bit, but should not change this register when ACT is 1.</p> <p>0: Multiply mode, <math>*PTRO = *PTRA \times *PTRB</math></p> <p>1: Add mode, <math>*PTRO = *PTRA + *PTRB</math></p> <p>2: Sub mode, <math>*PTRO = *PTRA - *PTRB</math></p> <p>3: RSHIFT1 mode, <math>*PTRO = (*PTRA &gt;&gt; 1)</math></p> <p>4~7: Reserved.</p> | 0x0 |
| 3:1 |      |     | Reserved.  | 0   |
| 0   | ACT  | R/W | Write 1 to this bit will start an operation specified in the MODE register. And this bit will be cleared automatically after the operation is done. Write 0 to this bit has no effect.   | 0x0 |

## 26.5.2. CRYPT\_PTRRA Register

Table 26-3 Description of CRYPT\_PTRRA Register

| Bit   | Name | Type | Description  | Default |
|-------|------|------|--|---------|
| 31:15 |      |      | Reserved.  | 0       |
| 14:0  | PTRA | R/W  | This is the PTRA register of CRYPT controller. The value here defines an address in the SRAM (byte unit). The data in this address will be read out to do the CRYPT calculation. Since the CRYPT control only support 32 bits process, the PTRA[1:0] should be 0 for all the time. | 0x0000  |

## 26.5.3. CRYPT\_PTRB Register

Table 26-4 Description of CRYPT\_PTRB Register

| Bit   | Name | Type | Description   | Default |
|-------|------|------|---|---------|
| 31:15 |      |      | Reserved.   | 0       |
| 14:0  | PTRB | R/W  | This is the PTRB register of CRYPT controller. The value here defines an address in the SRAM (byte unit). The data in this address will be read out to do | 0x0000  |

|  |  |  |  |  |
|--|--|--|--|--|
|  |  |  | the CRYPT calculation. Since the CRYPT control only support 32 bits process, the PTRB[1:0] should be 0 for all the time. |  |
|--|--|--|--|--|

## 26.5.4. CRYPT\_PTRO Register

**Table 26-5 Description of CRYPT\_PTRO Register**

| Bit   | Name | Type | Description   | Default |
|-------|------|------|---|---------|
| 31:15 |      |      | Reserved.   | 0       |
| 14:0  | PTRO | R/W  | This is the PTRO register of CRYPT controller. The value here defines an address in the SRAM (byte unit). The CRYPT engine will write calculation result into this address. Since the CRYPT control only support 32 bits process, the PTRO[1:0] should be 0 for all the time. | 0x0000  |

## 26.5.5. CRYPT\_CARRY Register

**Table 26-6 Description of CRYPT\_CARRY Register**

| Bit  | Name  | Type | Description  | Default |
|------|-------|------|--|---------|
| 31:1 |       |      | Reserved.  | 0       |
| 0    | CARRY | R    | This bit represent the carry bit after add operation is done. The bit represent borrow bit after sub operation is done. Programmer can read this register immediately after the ACT bit is clear to 0. | 0x0     |

## 26.6. Application Note

### 26.6.1. Data Format

The VLI is a positive integer with 32~512 bits. So all the operations here are unsigned processes. The following table shows the data sequence in the SRAM.

| Address | Data       |
|---------|------------|
| PTR + 0 | VLI[31:0]  |
| PTR + 4 | VLI[63:32] |

|          |              |
|----------|--------------|
| PTR + 8  | VLI[95:64]   |
| PTR + 12 | VLI[127:96]  |
| .....    | .....        |
| PTR + 60 | VLI[511:480] |

When different kind of LENGTH mode is selected, only the selected range of VLI will be used as input data. The following table shows the valid VLI bits under different LENGTH setting.

| LENGTH | Data       |
|--------|------------|
| 0      | VLI[31:0]  |
| 1      | VLI[63:0]  |
| 2      | VLI[95:0]  |
| 3      | VLI[127:0] |
| .....  | .....      |
| 15     | VLI[511:0] |

## 26.6.2. Operation Detail

For each operation, they will have different behavior on many ways, like the process cycles and the output width. The following tables shows detail of each mode.

|                      | MULT                     | ADD   | SUB                                      | RSHIFT1               |
|----------------------|--------------------------|---|--|-----------------------|
| <b>Operation</b>     | *PTRO =<br>*PTRA x *PTRB | *PTRO =<br>*PTRA + *PTRB                          | *PTRO =<br>*PTRA - *PTRB                 | *PTRO =<br>(*PTRA>>1) |
| <b>Output length</b> | 2*input length           | input length                                      | input length                             | input length          |
| <b>CARRY bit</b>     | X                        | 0: Output not overflow.<br><br>1: Output overflow | 0: *PTRA > *PTRB<br><br>1: *PTRA < *PTRB | X                     |
| <b>LENGTH</b>        | <b>Operation Cycles</b>  |   |  |                       |
| 0                    | 8                        | 6   | 6  | 6                     |
| 1                    | 17                       | 8   | 8  | 8                     |
| 2                    | 32                       | 12  | 12                                       | 10                    |
| 3                    | 53                       | 14  | 14                                       | 12                    |
| 4                    | 80                       | 18  | 18                                       | 14                    |
| 5                    | 113                      | 20  | 20                                       | 16                    |

|    |     |    |    |    |
|----|-----|----|----|----|
| 6  | 152 | 24 | 24 | 18 |
| 7  | 197 | 26 | 26 | 20 |
| 8  | 248 | 30 | 30 | 22 |
| 9  | 305 | 32 | 32 | 24 |
| 10 | 368 | 36 | 36 | 26 |
| 11 | 437 | 38 | 38 | 28 |
| 12 | 512 | 42 | 42 | 30 |
| 13 | 593 | 44 | 44 | 32 |
| 14 | 680 | 48 | 48 | 34 |
| 15 | 773 | 50 | 50 | 36 |

By default, during the operation cycle, if the CPU accesses any of the register of CRYPT engine, the CPU will be halted until the operation is done. This is to prevent the configuration change during the operation. So if there is any high priority task in the system, it may block until the CPU is released by CRYPT engine. Set NOSTOP bit in the CRYPT\_CTRL register to prevent this kind of situation. Under this condition, programmer should take care not to change the CRYPT configuration during the operation busy time.

Since the CRYPT only supports operations in the SRAM, when one of the input is not in the SRAM (ex. In FLASH or ROM), it is necessary to copy it into SRAM before do any operation.

# 27. Debug Features

V85XX uses the Cortex-M0 core, which contains the hardware debug module.

## 27.1. Feature

The Cortex-M0 processor supports a number of useful debug features:

- Halting, resuming, and single stepping of program execution
- Access to processor core registers and special registers
- Hardware breakpoints (up to four comparators)
- Software breakpoints (BKPT instruction)
- Data watch points (up to two comparators)
- On-the-fly memory access (system memory can be accessed without stopping the processor)
- PC sampling for basic profiling
- Support of serial wire debug (SWD) protocol

## 27.2. SWD Port

**Table 27-1 Special Function of SW Port**

| MODE                      | Function 1    | Function 2    |
|---------------------------|---------------|---------------|
| Debug<br>(PIN MODE is L)  | SWCLK         | SWDIO         |
| Normal<br>(PIN MODE is H) | LCDSEG54/IOA0 | LCDSEG53/IOA1 |

# 28. Cortex-M0 Core Brief Description

The ARM Cortex-M0 processor is designed to meet the needs of modern ultra-low-power microcontroller units (MCUs) and mixed-signal devices. The ARM Cortex-M0 processor is as small as an 8-bit or 16-bit processor, but it is a full 32-bit processor that incorporates advanced technologies with many compelling benefits over 8-bit or 16-bit devices. The ARM Cortex-M0 processor can achieve high Energy Efficiency and Code Density.


## 28.1. CMSIS Function Specification

**Table 28-1 CMSIS Function**


| function  | specification   |
|---|---|
| void NVIC_EnableIRQ(IRQn_Type IRQn);  | Enable an interrupt. This function does not apply to system exceptions.   |
| void NVIC_DisableIRQ(IRQn_Type IRQn);   | Disable an interrupt. This function does not apply to system exceptions.  |
| void VIC_SetPendingIRQ(IRQn_Type IRQn);   | Set the pending status of an interrupt. This function does not apply to system exceptions.  |
| void NVIC_ClearPendingIRQ(IRQn_Type IRQn);  | Clear the pending status of an interrupt. This function does not apply to system exceptions.  |
| uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn);                                      | Obtain the interrupt pending status of an interrupt. This function does not apply to system exceptions.   |
| void NVIC_SetPriority(IRQn_Type IRQn,uint32_t priority);                          | Set up the priority level of an interrupt or system exception. The priority level value is automatically shifted to the implemented bits in the priority level register.    |
| uint32_t NVIC_GetPriority(IRQn_TypeIRQn);   | Obtain the priority level of an interrupt or system exception. The priority level is automatically shifted to remove unimplemented bits in the priority level values.       |
| void __enable_irq(void);  | Clear PRIMASK. Enable interrupts and system exceptions.   |
| void __disable_irq(void);   | Set PRIMASK. Disable all interrupts including system exceptions (apart from hard fault and NMI).  |
| uint32_t SysTick_Config(uint32_t ticks);  | Initialize and start the SysTick counter and its interrupt; this function programs the SysTick to generate SysTick exception for every "ticks" number of core clock cycles. |
| void NVIC_SystemReset(void);  | M0-soft reset.  |
| SCB->SCR  =<br>SCB_SCR_SLEEPDEEP_Msk;<br>void __WFI(void);                        | Wait for interrupt (enter sleep mode).  |
| SCB->SCR &=<br>(uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);<br>void __WFI(void); | Wait for interrupt (enter idle mode).   |

# 29. Outline Dimensions

## 29.1. Outline Dimensions for V8500




## **29.2. Outline Dimensions for V8530**



80Pin-LQFP

Unit: mm




LLL...L: Lot Number. The number of characters of Lot Number varies between 8 to 11.

YY: Year



WW: Week

## 29.3. Outline Dimensions for V8531/V8530A




80Pin-LQFP

Unit: mm



LLL...L: Lot Number. The number of characters of Lot Number varies between 8 to 11.  
YY: Year  
WW: Week

## 29.4. Outline Dimensions for V8510/ V8510A/ V8510T




LLL...L: Lot Number. The number of characters of Lot Number varies between 8 to 11.


YY: Year

WW: Week

## **29.5. Outline Dimensions for V8520/V8520A**



V8520  
LLL...LYYWW



**LLL...L:** Lot Number. The number of characters of Lot Number varies between 8 to 11.

### values between

F. F. Real  
WW: Week