

RoHS compliant 1550 nm Single-mode Transceiver (20dB power margin) 2×5, LC Duplex Connector, 3.3 V

1.0625Gbd Fiber Channel/1.25 Gigabit Ethernet



Features

- RoHS compliant
- Compliant with IEEE 802.3z Gigabit Ethernet standard
- Compliant with Fiber Channel standard
- Industry standard 2×5 footprint
- LC duplex connector
- Single power supply 3.3V
- Compatible with solder and aqueous wash processes
- Class 1 laser product complies with EN 60825-1

Ordering Information

PART NUMBER	INPUT/OUTPUT	SIGNAL DETECT	VOLTAGE	TEMPERATURE
LS44-C3L-TC-B	AC/AC	LVTTL	3.3V	0°C to 70°C
LS44-C3L-TI-B	AC/AC	LVTTL	3.3V	-40°C to 85 °C

Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTE
Storage Temperature	T_S	-40	85	°C	
Supply Voltage	Vcc	-0.5	4.0	V	
Input Voltage	V_{IN}	-0.5	Vcc	V	
Operating Current	I_{OP}		400	mA	
Soldering Temperature	T_{SOLD}		260	°C	10 seconds on leads

Page 1 of 9 Version 1.0 Date:04/13/2006 Headquarters:

12 Shyr Jiann Road, Hsinchu Industrial Park, Hukow,

Hsinchu Hsien,, Taiwan 303 TEL: +886-3-5986799 FAX: +886-3-5986655

Website: www.apacoe.com.tw



RoHS compliant 1550 nm Single-mode Transceiver (20dB power margin) 2×5, LC Duplex Connector, 3.3 V

1.0625Gbd Fiber Channel/1.25 Gigabit Ethernet

Operating Environment

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTE
Case Operating Temperature	T	0	70	°C	
Case Operating Temperature	1 _C	-40	85	C	
Supply Voltage	Vcc	3.1	3.5	V	
Supply Current	Icc		300	mA	

Transmitter Electro-optical Characteristics

 $Vcc = 3.1 \text{ V to } 3.5 \text{ V}, T_C = 0 ^{\circ}\text{C to } 70 ^{\circ}\text{C } (-40 ^{\circ}\text{C to } 85 ^{\circ}\text{C})$

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNITS	NOTE
Output Optical Power 9/125 µm fiber	P_{out}	-4		+1	dBm	Average
Extinction Ratio	ER	7			dB	
Center Wavelength	λ_C	1530	1550	1570	nm	
Spectral Width (-20dB)	Δλ			1	nm	
Side Mode Suppression Ratio	SMSR	30			dB	
Rise/Fall Time (20–80%)	$T_{r, f}$			260	ps	
Relative Intensity Noise	RIN			-117	dB/Hz	
Total Jitter	TJ			227	ps	
Output Eye			Complia	ant with IEEI		
Max. P _{out} TX-DISABLE Asserted	P_{OFF}			-45	dBm	
Disable input voltage- High	T_{dis-H}	2.2			V	
Disable input voltage- Low	T_{dis-L}			0.6	V	
Transmitter Data Input Differential Voltage	V_{DIFF}	0.4		2.0	V	




Receiver electro-optical characteristics

 $Vcc = 3.1 \text{ V to } 3.5 \text{ V}, T_{\text{C}} = 0 \,^{\circ}\text{C to } 70 \,^{\circ}\text{C } (-40 \,^{\circ}\text{C to } 85 \,^{\circ}\text{C})$

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNITS	NOTE
Optical Input Power-maximum	P_{IN}	-1			dBm	$BER < 10^{-12}$
Optical Input Power-minimum (Sensitivity)	P_{IN}		-27	-24	dBm	BER $< 10^{-12}$
Operating Center Wavelength	λ_C	1260		1610	nm	
Optical Return Loss	ORL	12			dB	
Signal Detect-Asserted	P_A			-24	dBm	
Signal Detect-Deasserted	P_D	-35			dBm	
Signal Detect-Hysteresis	$P_A - P_D$	1.0			dB	
Signal Detect Voltage -High	V_{OH}	2.4		Vcc	V	
Signal Detect Voltage -Low	V_{OL}	0		0.5	V	
Data Output Rise, Fall Time (20–80%)	$T_{r,f}$			0.35	ns	
Data Output Differential Voltage	V_{DIFF}	0.5		1.8	V	



Block Diagram of Transceiver



Transmitter Section

The transmitter section consists of a 1310 nm laser in an eye safe optical subassembly (OSA) which mates to the fiber cable. The laser OSA is driven by a LD driver IC which converts differential input LVPECL logic signals into an analog laser driving current.

Receiver Section


The receiver utilizes a MSM detector integrated with a trans-impedance preamplifier in an OSA. This OSA is connected to a circuit providing post-amplification quantization, and optical signal detection.

Receiver Signal Detect

Signal Detect is a basic fiber failure indicator. This is a single-ended LVTTL output. As the input optical power is decreased, Signal Detect will switch from high to low (deassert point) somewhere between sensitivity and the no light input level. As the input optical power is increased from very low levels, Signal Detect will switch back from low to high (assert point). The assert level will be at least 1.0 dB higher than the deassert level.



Connection Diagram



PIN	SYMBOL	DESCRIPTION
1	RX GND	Receiver Signal Ground. Directly connect this pin to the receiver ground plane.
2	V_{CCR}	Receiver Power Supply Provide $+3.3$ Vdc via the recommended receiver power supply filter circuit. Locate the power supply filter circuit as close as possible to the V_{CCR} pin.
3	SD	Signal Detect. Normal optical input levels to the receiver result in a logic "1" output, V_{OH} , asserted. Low input optical levels to the receiver result in a fault condition indicated by a logic "0" output V_{OL} , deasserted Signal Detect is a single-ended LVTTLoutput.
4	RD–	Receiver Data Output-Bar Internally ac coupled (100nF). Terminate this differential data output with a 50Ω line and a 50Ω load at the follow-on device (See recommended circuit schematic)
5	RD+	Receiver Data Output Internally ac coupled (100nF). Terminate this differential data output with a 50Ω line and a 50Ω load at the follow-on device (See recommended circuit schematic)
6	V_{CCT}	Transmitter Power Supply. Provide +3.3 Vdc via the recommended transmitter power supply filter circuit. Locate the power supply filter circuit as close as possible to the V_{CCT} pin.
7	TX GND	Transmitter Signal Ground. Directly connect this pin to the transmitter signal ground plane. Directly connect this pin to the transmitter ground plane.
8	TX_{DIS}	Transmitter Disable. Connect this pin to +3.3V TTL logic high "1" to disable transmitter. To enable module connect to TTL logic low "0" or open.
9	TD+	Transmitter Data In. Requires an ac coupled input. The input stage is internally biased and 50Ω terminated. (See recommended circuit schematic)
10	TD-	Transmitter Data In-Bar. Requires an ac coupled input. The input stage is internally biased and 50Ω terminated. (See recommended circuit schematic)

Page 5 of 9 Version 1.0 Date:04/13/2006 Headquarters:


12 Shyr Jiann Road, Hsinchu Industrial Park, Hukow,

Hsinchu Hsien,, Taiwan 303 TEL: +886-3-5986799

FAX: +886-3-5986655 Website: www.apacoe.com.tw



Recommended Circuit Schematic



In order to get proper functionality, a recommended circuit is provided in above recommended circuit schematic. When designing the circuit interface, there are a few fundamental guidelines to follow.

- (1) The differential data lines should be treated as 50Ω Micro strip or strip line transmission lines. This will help to minimize the parasitic inductance and capacitance effects. Locate termination at the received signal end of the transmission line. The length of these lines should be kept short and of equal length.
- (2) For the high speed signal lines, differential signals should be used, not single-ended signals, and these differential signals need to be loaded symmetrically to prevent unbalanced currents which will cause distortion in the signal.
- (3) Multi layer plane PCB is best for distribution of V_{CC} , returning ground currents, forming transmission lines and shielding, Also, it is important to suppress noise from influencing the fiber-optic transceiver performance, especially the receiver circuit.
- (4) A separate proper power supply filter circuits shown in Figure for the transmitter and receiver sections. These filter circuits suppress Vcc noise over a broad frequency range, this prevents receiver sensitivity degradation due to V_{CC} noise.
- (5) Surface-mount components are recommended. Use ceramic bypass capacitors for the 0.1 μ F capacitors and a surface-mount coil inductor for 1 μ H inductor. Ferrite beads can be used to replace the coil inductors when using quieter V_{CC} supplies, but a coil inductor is recommended over a ferrite bead. All power supply components need to be placed physically next to the V_{CC} pins of the receiver and transmitter.
- (6) Use a good, uniform ground plane with a minimum number of holes to provide a low-inductance ground current return for the power supply currents.

Page 6 of 9 Version 1.0 Date:04/13/2006 Headquarters:

12 Shyr Jiann Road, Hsinchu Industrial Park, Hukow,

Hsinchu Hsien,, Taiwan 303 TEL: +886-3-5986799


FAX: +886-3-5986655 Website: www.apacoe.com.tw



RoHS compliant 1550 nm Single-mode Transceiver (20dB power margin) 2×5, LC Duplex Connector, 3.3 V

1.0625Gbd Fiber Channel/1.25 Gigabit Ethernet

Drawing Dimensions



Page 7 of 9 Version 1.0 Date:04/13/2006 Headquarters:


12 Shyr Jiann Road, Hsinchu Industrial Park, Hukow,

Hsinchu Hsien,, Taiwan 303

TEL: +886-3-5986799 FAX: +886-3-5986655 Website: www.apacoe.com.tw



Recommended Board Layout Hole Pattern



This transceiver is compatible with industry standard wave or hand solder processes. After wash process, all moisture must be completely remove from the module. The transceiver is supplied with a process plug to prevent contamination during wave solder and aqueous rinse as well as during handling, shipping or storage.

Solder fluxes should be water-soluble, organic solder fluxes. Recommended cleaning and degreasing chemicals for these transceivers are alcohol's (methyl, isopropyl, isobutyl), aliphatics (hexane, heptane) and other chemicals, such as soap solution or naphtha. Do not use partially halogenated hydrocarbons for cleaning/degreasing.

Website: www.apacoe.com.tw



Eye Safety Mark

The LS3 series Single mode transceiver is a class 1 laser product. It complies with EN 60825-1 and FDA 21 CFR 1040.10 and 1040.11. In order to meet laser safety requirements the transceiver shall be operated within the Absolute Maximum Ratings.

Caution

All adjustments have been done at the factory before the shipment of the devices. No maintenance and user serviceable part is required. Tampering with and modifying the performance of the device will result in voided product warranty.

Required Mark

Class 1 Laser Product Complies with 21 CFR 1040.10 and 1040.11

Note: All information contained in this document is subject to change without notice.

Website: www.apacoe.com.tw