TFT DISPLAY SPECIFICATION

RAYSTAR

RAYSTAR Optronics, Inc. 曜凌光電股份有限公司



曜凌光電股份有限公司 Raystar Optronics, Inc.

42881台中市大雅區科雅路25號5樓 5F, No. 25, Keya Road, Daya Dist., Taichung City 42881, Taiwan T:+886-4-2565-0761 | F:+886-4-2565-0760 sales@raystar-optronics.com | www.raystar-optronics.com

RFH70BA8-AYH-MNG

SPECIFICATION

CUSTOMER:

APPROVED BY

PCB VERSION

DATE

FOR CUSTOMER USE ONLY

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY

Release DATE:

TFT Display Inspection Specification: <u>https://www.raystar-optronics.com/download/products.htm</u> Precaution in use of TFT module: <u>https://www.raystar-optronics.com/download/declaration.htm</u>



Revision History

VERSION	DATE	REVISED PAGE NO.	Note
0	2021/07/08		First issue
A	2021/08/10		Sample code Add MIPI 2~4 LINE
			command
			IC product name
			supplement



Contents

- 1.Module Classification Information
- 2.Summary
- **3.**General Specification
- 4.Interface
- 5.Contour Drawing
- 6. Absolute Maximum Ratings
- **7.Electrical Characteristics**
- **8.DC Electrical Characteristics**
- 9.AC Electrical Characteristics
- 10.Function Description
- 11.MIPI Interface
- 12.Optical Characteristics
- 13.Reliability
- 14. Touch Panel Information
- 15.Initial Code For Reference
- 16.Other



1.Module Classification Information

R	F	Н	70	BA8	-	Α	Y	Н	-	Μ	N	G
1	2	3	4	5	-	6	7	8	-	9	10	11

ltem	Description								
1	R : Raystar Opt	R : Raystar Optronics Inc.							
2	Display Type:I	Display Type : $F \rightarrow TFT$ Type, $J \rightarrow Custom TFT$							
	Solution: A: 128		C:320x240	D:480x234	E:480x272				
3	F:800x K:1280	480 G:640x480	H:1024x600		J:240x320				
	P:640		M:1024x768 S:480x128	N:128x128 T:800x320	O:480x800				
4	Display Size : 7		3.4007120	1.000x320					
5	Version Code.	.0 11 1							
5	Model Type:								
	A : TFT LCD		6 :	TFT+FR					
	_	ONTROL BOARD		TFT+D/V B	OARD				
	J : TFT+FR+A/I			TFT+FR+D/V	-				
6	N : TFT+FR+A	D BOARD+CONTROL		TFT+POWEF					
	BOARD								
	S:TFT+FR+P	OWER BOARD (DC ⁻	TO DC)						
	1 : TFT+CONT		,						
	Polarizer	I→Transmissive, W.	T, 6:00; C—	Transmissive,	N. T, 6:00				
	Type,	$L \rightarrow Transmissive, W.$	T,12:00; F-	→Transmissive	, N.T,12:00				
7	Temperature	Y→Transmissive,W.1	Γ, IPS TFT ;						
	range,	A→Transmissive, N. ⁻							
	View direction	Z→Transmissive, W.							
		R→Transmissive, Su	•						
		N→Transmissive, Su							
		Q→Transmissive, Su	•						
		V→Transmissive, Su	•						
8	Backlight	W : LED, White		D, High Light V	Vhite				
	y 5	F : CCFL, White							
9	Driver Method	U	og L:LVDS						
10	Interface	N: without control bo	-						
				JSB I: 120	C				
			S : resistive to	•					
11	TS	C : capacitive touch		ve touch pane	l (G-F-F)				
		G : capacitive touch	panel(G-G)						



2.Summary

TFT 7.0" is a IPS transmissive type color active matrix TFT liquid crystal display that use amorphous silicon TFT as switching devices. This module is a composed of a TFT LCD module, It is usually designed for industrial application and this module follows RoHs.



3.General Specification

- Size: 7.0 inch
- Dot Matrix: 1024 x RGBx600(TFT) dots
- Module dimension: 169.9(W) x 103.4(H) x 7.3(D) mm
- Active area: 154.2144 x 85.92 mm
- Pixel pitch: 0.1506 x 0.1432 mm
- LCD type: TFT, Normally Black, Transmissive
- Viewing Angle: 85/85/85/85
- Aspect Ratio: 16:9
- Driver IC: EK79007AD3 + EK73217BCGA or equivalent
- Interface: 4-Lanes MIPI
- CTP IC: ILI2130 or Equivalent
- CTP Interface: I2C
- CTP FW Version: 0x07.0x00.0x00.0x00.0x65.0x90.0x00.0x01
- CTP Resolution: 16384*16384
- Backlight Type: LED, Normally White
- With /Without TP: With CTP
- Surface: Glare

*Color tone slight changed by temperature and driving voltage.



4.1. LCM PIN Definition

Pin No.	Symbol	Function	Remark
1	VLED+	LED Anode	
2	VLED+	LED Anode	
3	VGH	Positive power for TFT	
4	VGL	Negative power for TFT	
5	UPDN	Gate up or down scan control. UPDN = "L", STV2 output vertical start pulse and UD pin output logical "L" to Gate driver. (default) UPDN = "H", STV1 output vertical start pulse and UD pin output logical "H" to Gate driver	
6	SHLR	Source right or left sequence control. SHLR = "L", shift left: last data = $S1 \leftarrow S2 \leftarrow S3$ $\leftarrow S1536$ = first data. SHLR = "H", shift right: first data = $S1 \rightarrow S2 \rightarrow S3$ $\rightarrow S1536$ = last data.(default)	
7	VLED-	LED Cathode	
8	VLED-	LED Cathode	
9	AVDD	Power for Analog Circuit	
10	GND	Ground	
11	D3P	MIPI data input.	
12	D3N	MIPI data input.	
13	GND	Ground	
14	D2P	MIPI data input.	
15	D2N	MIPI data input.	
16	GND	Ground	
17	CLKP	MIPI clock input	
18	CLKN	MIPI clock input	
19	GND	Ground	
20	D1P	MIPI data input.	
21	D1N	MIPI data input.	



22	GND	Ground
23	D0P	MIPI data input.
24	D0N	MIPI data input.
25	GND	Ground
26	STBYB	Standby mode. STBYB = "H",normal operation(default) STBYB = "L", timing controller, source driver will turn off, all output are GND.
27		Global reset pin. Active Low to enter Reset State. Normally pull high. Connecting with an RC reset circuit for stability.
28	VDD(1.8V)	Digital circuit
29	VDD(1.8V)	Digital circuit
30	VCOMIN	Common voltage

Note

When L/R="0", set right to left scan direction.

When L/R="1", set left to right scan direction.


When U/D="0", set top to bottom scan direction. When U/D="1", set bottom to top scan direction.

4.2. CTP PIN Definition

Pin	Symbol	Function	Remark
1	VSS	Ground for analog circuit	
2	VDDT	Power Supply : +3.3V	
3	SCL	I2C clock input	
4	NC	No connect	
5	SDA	I2C data input and output	
6	NC	No connect	
7	/RST	External Reset, Low is active	
8	NC	No connect	
9	/INT	External interrupt to the host	
10	VSS	Ground for analog circuit	



5.Contour Drawing







6.Absolute Maximum Ratings

ltem	Symbol	Min	Тур	Max	Unit
Operating Temperature	TOP	-20	_	+70	
Storage Temperature	TST	-30	_	+80	

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. □60□, 90% RH MAX. Temp. >60□, Absolute humidity shall be less than 90% RH at 60□



7.Electrical Characteristics

7.1. Typical Operation Conditions

ltem	Symbol		Values			Remark	
item	Symbol	Min.	Тур.	Max.	Unit	Remark	
Power voltage	VDD	1.71	1.8	1.89	V		
Analog Power	AVDD	8.9	9.0	9.1	V		
TFT Gate ON Voltage	VGH	17	18	19	V	Note1	
TFT Gate OFF Voltage	VGL	-6.5	-6.0	-5.5	V	Note2	
TFT Common Voltage	VCOMIN	3.0	3.15	3.3	V	Note3	
Current for Driver	IDD		16	24	mA	VDD=1.8V	
Power Current	IAVDD		19	28.5	mA	AVDD=9V	
TFT Gate ON Current	IVGH		1.6	2.4	mA	VGH=18V	
TFT Gate OFF Current	IVGL		0.6	0.9	mA	VGL=-6.0V	
TFT Common Current	IVCOMIN		0		mA	VCOM=3.15V	
Oursels OTD	VDDT	3.0	3.3	3.6	V		
Supply CTP	Істр		65	98	mA		

Note:

Note 1. VGH is TFT Gate operating Voltage.

Note 2. VGL is TFT Gate operating Voltage.


The storage structure of this model is CST (Storage on Common)

Note 3. Vcom must be adjusted to optimize display quality Crossfalk, Contrast Ratio and etc.

7.2. Backlight Driving Conditions

Item	Symbol		Values	Unit	Remark		
item	Symbol	Min.	Тур.	Max.	Unit	Reindik	
Voltage for LED backlight	VL	16.8	19.2	21.0	V	Note 1	
Current for LED backlight	IL		290		mA		
LED life time	-	-	50,000	-	Hr	Note 2	

Note 1 : There are 1 Groups LED



Backlight 24LED Circuit

Note 2 : Ta = 25 ℃

Note 3 : Brightness to be decreased to 50% of the initial value

Note 4 : The single LED lamp case



8.DC Electrical Characteristics


9.4. Devementer	Cumbal		Rating	l	l lasiá	Condition
8.1. Parameter	Symbol	Min	Тур	Мах	Unit	Condition
Low level input voltage	VIL	0	-	0.3VDD	V	Note 1
High level input voltage	VIH	0.7VDD	-	VDD	V	Note 1

Note 1:RESET,STBYB, UPDN, SHLR



8.2. MIPI Interface DC Characteristic

Parameter	Symbol	Min.	Тур.	Max.	Unit
	MIPI Charac	teristics for High S			
Single-ended input low voltage	VILHS	-40	-	-	mV
Single-ended input high	VIHHS	-	-	460	mV
voltage					
Common-mode voltage	VCDRXDC	70	-	330	mV
Differential input impedance	ZID		100		ohm
HS transmit differential	VOD	140	200	250	mV
voltage(VOD=VDP-VDN)					
	MIPI Chara	acteristics for Low	Power Mode		
Pad signal voltage range	VI	-50	-	1350	mV
Ground shift	VGNDSH	-50	-	50	mV
Logic 0 input threshold	VIL	0	-	550	mV
Logic 1 input threshold	VIH	880	-	1350	mV
Input hysteresis	VHYST	25	-	-	mV
Output low level	Vol	-50	-	50	mV
Output high level	Voh	1.1	1.2	1.3	V
Output impedance of Low	ZOLP	80	100	125	ohm
Power Transmitter					
Logic 0 contention threshold	VILCD,MAX	-	-	200	mV
Logic 0 contention threshold	VIHCD,MIN	450	-	-	mV





9.AC Electrical Characteristics

9.1. Basic AC Characteristic

VDD/RESET AC characteristic

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
VDD power slew rate	TPOR	-	-	20	ms	From 0 to 90% VDD
RESETactive pulse width	TRESET	1	-	-	ms	VDD=1.8V
VDD resettle time	TRES	1	-	-	s	
	TRESET		a.1v	DNES.		0.1V
3094		207%	Ő	-		
		R				
P.A.						



9.2. MIPI AC Characteristic 1.Transmitter AC Specification

Parameter Symbol Min Typ Max Units Notes 15%~85% rising time and falling time TRLP/TFLP - - 25 ns - 30%~85% rising time and falling time TRLP/TFLP - - 35 ns - Pulse width First LP EXOR clock TREOT - - 35 ns - Pulse after STOP state or exclusive-OR Last pulse before stop TLP.PULSE.TX 40 - - ns - Clock All other pulses TLP.PER.TX 90 - - mV/ns - Slew Rate @CLOAD<=0pF 30 - 500 mV/ns - Slew Rate @CLOAD =20pF 5 V/δ tsr 30 - 100 mV/ns - Load Capacitance TRLP - - 70 pF - Dn 0 1 1 0 0 1 0 Mark-1 and Stop State							
15%~85% rising time and falling time TRLP / TFLP - - 25 ns - 30%~85% rising time and falling time TRED / TFLP - - 35 ns - Pulse width of LP exclusive-OR clock First LP EXOR clock plase after STOP state or state - - 35 ns - Period of the LP EXOR clock TLP-PULSE-TX 40 - - ns - Slew Rate @CLOAD =0pF 30 - 500 mV/ns - Slew Rate @CLOAD =20pF 30 - 500 mV/ns - Slew Rate @CLOAD =20pF 500 TRLP - - 70 pF - Load Capacitance TRLP - - 70 pF - - 70 pF - Dn 0 1 1 0 0 1 0 0 1 0 0 1 0 Mark-1 and Stop State	Parameter	Symbol	Min	Тур	Max	Units	Notes
Pulse width of LP exclusive-OR clock First LP EXOR clock pulse after STOP state or Last pulse before stop state TLP-PULSE-TX 40 - - ns All other pulses TLP-PULSE-TX 90 - - ns - Period of the LP EXOR clock TLP-PER-TX 90 - - mV/ns - Slew Rate @CLOAD =0pF 30 - 500 mV/ns - Slew Rate @CLOAD =20pF 30 - 150 mV/ns - Slew Rate @CLOAD =70pF 30 - 100 mV/ns - Slew Rate @CLOAD =70pF 30 - 100 mV/ns - Load Capacitance TRLP - - 70 pF - Dn 0 1 1 0 0 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State Stop State - - -	15%~85% rising time and falling time	TRLP /TFLP	-	-	25	ns	-
of LP exclusive-OR clock pulse after STOP state or Last pulse before stop state TLP-PULSE-TX 40 - - ns Period of the LP EXOR clock All other pulses 20 - - ms - Slew Rate @CLOAD =0pF 30 - 500 mV/ns - Slew Rate @CLOAD =20pF 30 - 150 mV/ns - Slew Rate @CLOAD =20pF 30 - 100 mV/ns - Slew Rate @CLOAD =70pF 30 - 70 pF - Load Capacitance TRLP - - 70 pF - Dn 0 1 1 0 0 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State Stop State Stop State Stop State	30%~85% rising time and falling time	TREOT	-	-	35	ns	-
exclusive-OR clock Last pulse before stop state TLP-PULSE-TX 40 - - ns Period of the LP EXOR clock TLP-PER-TX 90 - - mV/ns - Slew Rate @CLOAD =0pF 30 - 500 mV/ns - Slew Rate @CLOAD =5pF δ V/δ tsr 30 - 200 mV/ns - Slew Rate @CLOAD =20pF 30 - 1500 mV/ns - - Slew Rate @CLOAD =70pF 30 - 100 mV/ns - Load Capacitance TRLP - - 70 pF - Dp 0 1 1 0 0 1 0 0 1 0 Dr 0 1 1 0 0 1 0 0 1 0 0 1 0 Load Capacitance TrLP - - 70 pF - - 70 pF - Dn 0 1 1 0 0 1 0 0							-
clock state 20 - ns - Period of the LP EXOR clock TLP-PER-TX 90 - - mV/ns - Slew Rate @CLOAD =0pF 30 - 500 mV/ns - Slew Rate @CLOAD =5pF δ V/δ tsr 30 - 200 mV/ns - Slew Rate @CLOAD =70pF 30 - 150 mV/ns - - Slew Rate @CLOAD =70pF 30 - 100 mV/ns - - Load Capacitance TRLP - 70 pF - - Dn 0 1 1 0 0 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State - - - - -							
All other pulses 20 - ns - Period of the LP EXOR clock TLP.PER.TX 90 - - mV/ns - Slew Rate @CLOAD =0pF 30 - 500 mV/ns - Slew Rate @CLOAD =5pF δ V/δ tsr 30 - 200 mV/ns - Slew Rate @CLOAD =20pF 30 - 150 mV/ns - - Slew Rate @CLOAD =70pF 30 - 100 mV/ns - - Load Capacitance TRLP - - 70 pF - Dn 0 1 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State Stop State Stop State		TLP-PULSE-TX	40	-	-	ns	
Period of the LP EXOR clock TLP-PERTX 90 - - mV/ns - Slew Rate @CLOAD =0pF 30 - 500 mV/ns - Slew Rate @CLOAD =5pF 5 V/5 tsr 30 - 200 mV/ns - Slew Rate @CLOAD =20pF 30 - 150 mV/ns - - Slew Rate @CLOAD =70pF 30 - 100 mV/ns - - Load Capacitance TRLP - - 70 pF - Dp 0 1 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State	clock state						
Slew Rate @CLOAD =0pF 30 - 500 mV/ns - Slew Rate @CLOAD =5pF δ V/δ tsr 30 - 200 mV/ns - Slew Rate @CLOAD =20pF 30 - 150 mV/ns - 30 - 150 mV/ns - Slew Rate @CLOAD =70pF 30 - 100 mV/ns - 30 - 100 mV/ns - Load Capacitance TRLP - - 70 pF - Dn 0 1 1 0 0 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State Stop State - -				-	-		-
Slew Rate @CLOAD =5pF ō V/ō tsr 30 - 200 mV/ns - Slew Rate @CLOAD =20pF 30 - 150 mV/ns - Slew Rate @CLOAD =70pF 30 - 100 mV/ns - Load Capacitance TRLP - - 70 pF - Dp 15% 15% 15% 15% 15% 15% 15% Dn 0 1 1 0 0 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State Stop State 1 0 1 0 0 1 0 0 1 0 0 1 0		TLP-PER-TX		-			-
Slew Rate @CLOAD =20pF 30 - 150 mV/ns - Slew Rate @CLOAD =70pF 30 - 100 mV/ns - Load Capacitance TRLP - - 70 pF - Dp 15% 15% - - 70 pF - Dp 15% 15% - - 70 pF - Dn 0 1 1 0 0 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State Stop State -				-	500		-
Slew Rate @CLOAD =70pF 30 - 100 mV/ns - Load Capacitance TRLP - - 70 pF - Dp 15% - - 70 pF - Dn 0 1 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State		δ V/δ tsr		-			-
Load Capacitance TRLP - - 70 pF - Dp 15% 15% 15% 15% 15% 15% Dn 0 1 1 0 0 1 0 Escape Mode Entry Entry Command Mark-1 and Stop State				-	150		-
Dp Dn Dn Escape Mode Entry Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn	Slew Rate @CLOAD =70pF		30	-	100	mV/ns	-
Dp Dn Dn Escape Mode Entry U Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn Dn	Load Capacitance	TRLP	-	-	70	pF	-
$I \stackrel{\text{P}}{\to} C \stackrel{\text{L}}{\to} K = F X O R (D n D n) \longrightarrow I L P - P E R - T X +$	Dp Dn Dn 0 1	Entr	y Comma	0	15%	Mark	


TLP-PULSE-TX DP:MIPI_D1P / MIPI_D0P DN: MIPI_D1N / MIPI_D0N



2.Turnaround Procedure

Turnaround Procedure Operation Timing Parameters


Symbol	Min	Тур	Max	Units
TLPX	50	-	75	ns
TLPX	50	55.56	58.34	ns
Ratio	2/3	-	3/2	
TLPX				
TTA-Sure	TLPX	-	2TLPX	ns
TTA-GET	-	5TLPX	-	ns
TTA-GO	-	4Tlpx	-	ns
	TLPX TLPX Ratio TLPX TLPX TTA-Sure	TLPX 50 TLPX 50 Ratio 2/3 TLPX - TTA-Sure TLPX TTA-GET -	TLPX 50 - TLPX 50 55.56 Rlatio 2/3 - TLPX 1 - TLPX - - TLPX - - TTA-Sure TLPX - TTA-GET - 5TLPX	TLPX 50 - 75 TLPX 50 55.56 58.34 Rlatio 2/3 - 3/2 TLPX 2/3 - 3/2 TLPX 2/3 - 3/2 TLPX - 2TLPX - TTA-Sure TLPX - 2TLPX TTA-GET - 5TLPX -





3.High speed transmission


Parameter	Symbol	Min	Тур	Max	Units
UI instantaneous	UIINST	2	-	12.5	ns
Data to Clock	TSKEW(TX)	-0.15	-	0.15	UIINST
Skew(measured at					
transmitter)					
Data to Clock Setup	TSETUP(RX)	0.15	-	-	UIINST
time(measured at receiver)					
Data to Clock Hold	THOLD(RX)	0.15	-	-	UIINST
time(measured at receiver)					
20%~80% rise time and fall	Tr, Tf	150	-	-	ps
time		-	-	0.3	UIINST






4.High Speed Clock Transmission DP:MIPI_D1P / MIPI_D0P DN: MIPI_D1N / MIPI_D0N CLKP: MIPI_CLKP CLKN: MIPI_CLKN

Parameter	Symbol	Min	Тур	Max	Units	
Time that the transmitter shall continue sending	TCLK-POST	60+52UI	-	-	ns	
HS clock after the last associated Data Lane has transitioned to LP mode						
Detection time that the clock has stopped	TCLK-MISS	-	-	60	ns	
toggling						
Time to drive LP-00 to prepare for HS clock	TCLK-PREPARE	38	-	95	ns	
transmission						
Minimum lead HS-0 drive period before starting	TCLK-PREPARE	300	-	-	ns	
clock	+ TCLK-ZERO					
Time to enable Clock Lane receiver line	THS-TERM-EN	-	-	38	ns	
termination measured from when Dn cross						
VIL,MAX						
Minimum time that the HS clock must be prior to	TCLK-PRE	8	-	-	UI	
any associated data lane beginning the						
transmission from LP to HS mode						
Time to drive HS differential state after last	TCLK-TRAIL	60	-	-	ns	
payload clock bit of a HS transmission burst						



5. High Speed Data Transmission in Bursts






6.LP11 timing request between data transformation


When Clock lane of DSI TX chip always keeps High speed mode, then Clock lane never go back to Low power mode. If Date lane of TX chip needs to transmit the next new data transmission or sequence, after the end of Low power mode or High speed mode or BTA. Then TX chip needs to keep LP-11 stop state before the next new data transmission, no matter in Low power mode or High speed mode or BTA. The LP-11 minimum timing is required for RX chip in the following 9 conditions, include of LP—LP, LP—HS, HS— LP, HS—HS, BTA—BTA, LP—BTA, BTA—LP, HS—BTA, and BTA—HS. This rule is suitable for short or long packet between TX and RX data transmission.

(1) Timing between LP-LP command





Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the new Escape Mode Entry	TDEE	150	-	-	ns






Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Entering High	TDEH	Max(150,32UI)	-	-	ns
Speed Mode					






Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Escape Mode	TDHE	Max(150,32UI)	-	-	ns
Entry					





Symbol	Min	Тур	Max	Unit
Тонн	Max(150,32UI)	-	-	ns
0		·····		


(5) Timing between BTA-BTA command




Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the new BTA	TDBB	150	-	-	ns



(6) Timing between LP-BTA command








Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the BTA	TDHB	Max(150,32UI)	-	-	ns

(9) Timing between BTA-HP command



Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Entering High Speed Mode	Товн	Max(150,32UI)	-	-	ns




10.Function Description

10.1. Power On/Off Sequence


In order to prevent IC from power on reset fail, the rising time (TPOR) of the digital power supply VDD should be maintained within the given specifications. Refer to "AC Characteristics" for more detail on timing.

Power On/Off Sequence



Note: CLK and Data Lanes should keep in LP11(stop state) before RESET.


10.2. Vertical input timing



Vertical input timing



10.3. Horizontal input timing



Horizontal input timing

10.4. Input Timing Table (2Lane) For 1024RGB x 600 panel DE mode

Parameter	Symbol		Value		
Falanielei	Symbol	Min.	Тур.	Max.	Unit
DCLK frequency @Frame rate=60hz	fclk	40.8	40.8 51.2		Mhz
Horizontal display area	thd	1024		DCLK	
HSYNC period time	th	1114	1344		DCLK
HSYNC blanking	thb+thfp	90	320		DCLK
Vertical display area	Tvd	600		Н	
VSYNC period time	Tv	610	635		Н
VSYNC blanking	Tvb+Tvtp	10	35		Н



HV mode Horizontal input timing

Parameter	Parameter		Value			Unit
Horizontal display a	Horizontal display area		1024			DCLK
	DCLK frequency@ Frame rate=60hz		Min.	Тур.	Max.	
			44.9	51.2		Mhz
1 Horizontal Line	1 Hor izo ntal Line		1200 1344			
	Min.		1			1
HSYNC ou lse width	Тур.	thpw		70		DCLK
	Max.		140			
HSYNC blanking	HSYNC blanking		160 160		60	
HSYNC front porc	HSYNC front porch		16	16	60	

HV mode

Vertical input timing

Parameter	Symbol		Unit			
Falameter	Symbol	Min.	Тур.	Max.	Unit	
Vertical display area	tvd		600		Н	
VSYNC period time	tv	624	63	35	Н	
VSYNC pulse width	tvpw	1	2	0	Н	
VSYNC back porch	tvb	23	2	3	Н	
VSYNC front porch	tvfp	1	1	2	Н	



11.MIPI Interface

11.1. MIPI INTERFACE (MOBILE INDUSTRY PROCESSING INTERFACE)

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications. Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers. Systems using Command Mode write to, and read from, the registers. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information. Command Mode operation requires a bidirectional interface.

Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

MIPI Lane Configuration:

	MCU (Master) Display Module (Slave)
Clock Lane	Unidirectional Lane Clock Only Escape Mode(ULPS Only)
Data Lane0	 Bi-directional Lane Forward High-Speed Bi-directional Escape Mode Bi-directional LPDT
Data Lane1	Unidirectional • Forward High speed

11.2. Display Serial Interface (DSI) Video Mode Communication

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

Transmission Packet Sequences

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. These terms are used throughout the following sections:

Non-Burst Mode with Sync Pulses — enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.

Non-Burst Mode with Sync Events — similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.

Burst mode — RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode(saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scanline during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero.

During the BLLP the DSI Link may do any of the following:

Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX. Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode.

Transmit one or more non-video packets from the host processor to the peripheral using HS Mode.

If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode.


Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID.

The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when VSA+VBP=0. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. Individual pixels shall not be split across packets.



Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.



DSI Video Mode Interface Timing Legend

If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.


Clock Requirements

A DSI host processor shall support continuous clock on the Clock Lane for display module that require it, so the host processor needs to keep the HS serial clock running.



Non-Burst Mode with Sync Pulses

With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.




Normally, periods shown as I (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power



Non-Burst Mode with Sync Events

This mode is a simplification of the format described in section "Non-Burst Mode with Sync Pulse" .Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.




As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

Burst Mode

In this mode, blocks of pixel data can be transferred in a shorter time using a timecompressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below





Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.




12.Optical Characteristics

Item		Symbol	Condition.	Min	Тур.	Max.	Unit	Remark	
Response time		Tr	θ=0°、Φ=0°	-	13	20	8	Note 2	
Response un	ne	Tf	$\theta = 0 \ \psi = 0$	-	15	25	.ms	Note 3	
Contrast rat	io	CR	At optimized viewing angle	600	800	-	-	Note 4	
Color	White	Wx	θ=0°、Φ=0	0.269	0.319	0.369		Note	
Chromaticity	vvinte	Wy	υ-υ 、 Ψ-υ	0.291	0.341	0.391	-	2,5,6	
	Hor.	ΘR		CR≧10	80	85			
Viewing ongle		ΘL			80	85	-	Dec	Note 1
Viewing angle	Ver.	ФТ	CR≦10	80	85	-	Deg.	Note 1	
ver.	ΦВ		80	85					
Brightness	•	-	-	800	850	-	cd/m ²	Center of display	
Uniformity		(U)	-	75	-	-	%	Note 5	

Ta=25±2°C,


Note 1: Definition of viewing angle range



Note 2: Test equipment setup:


After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7orBM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90% to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10% to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Contract ratio (CP) -	Luminance measured when LCD on the "White" state
Contrast ratio (CK) =	Luminance measured when LCD on the "Black" state



Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area. Luminance Uniformity (U) = Lmin/Lmax x100%

L = Active area length

W = Active area width




Fig 12.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931) Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



13.Reliability

Content of Reliability Test (Wide temperature, -20 ~70)

Environmental Test

Test Item	Content of Test	Test Condition	Note
High Temperature	Endurance test applying the high storage temperature		2
storage	for a long time.	200hrs	
Low Temperature	Endurance test applying the low storage temperature	-30 🗆	1,2
storage	for a long time.	200hrs	
High Temperature	Endurance test applying the electric stress (Voltage &	70 🗆	
Operation	Current) and the thermal stress to the element for a long time.	200hrs	
Low Temperature	Endurance test applying the electric stress under low	-20□	1
Operation	temperature for a long time.	200hrs	
High Temperature/	The module should be allowed to stand at	60□,90%RH	1,2
Humidity Operation	60□,90%RH max	96hrs	
Thermal shock	The sample should be allowed stand the following 10	-20□/70□	
resistance	cycles of	10 cycles	
	operation		
	-20 25 70		
		1	
	30min 5min 30min 1 cycle		
Vibration test	Endurance test applying the vibration during	Total fixed	3
	transportation and using.	amplitude : 1.5mm	•
		Vibration Frequency :	
		10~55Hz	
		One cycle 60	
		seconds to 3	
		directions of X,Y,Z for	
.		Each 15 minutes	
Static electricity test	Endurance test applying the electric stress to the	VS=±600V(contact)	<u> </u>
	terminal.	,±800v(air),	
		RS=330Ω	
		CS=150pF	
		10 times	


Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.




14.Touch Panel Information






14.1. I2C AC Characteristics




ltana	Cumb al	100	kHz	400	kHz	Unit
ltem	Symbol	Min.	Max.	Min.	Max.	Unit
SCL standard mode clock frequency	FSCL	0	100	0	400	kHz
Hold time (repeated) START condition.	Tuplete	4		0.6		
After this period, the first clock is generated.	Thd;sta	4		0.0		us
LOW period of the SCL clock	TLOW	4.7		1.3		us
HIGH period of the SCL clock	THIGH	4		0.6		us
Setup time for a repeat START condition.	TSU;STA	4.7		0.6		us
Data hold time	THD;DAT	0	3.45	0	0.9	us
Data setup time	TSU;DAT	250		100		ns
Rising time of both SDA and SCL signals	Tr		1000		300	ns
Falling time of both SDA and SCL signals	Tf		300		300	ns
Setup time for STOP condition.	Tsu;sto	4		0.6		us
Free time between STOP and START condition	TBUF	4.7		1.3		us
Pulse width of spikes which must be suppressed	TSP			0	50	
by input filter	15P			U	- 50	ns

14.2. Power On Sequence





14.3. Power Off to Power On Sequence





15.Initial Code For Reference

command:

regw(0xB2,0x10); //Panel Control Register NW/2 Lanes // 0x30=4LANE // 0x20=3LANE // 0x10=2LANE

regw(0x80,0x5B); //Gamma Control Register G2R/G1R regw(0x81,0x47); //Gamma Control Register G4R/G3R regw(0x82,0x84); //Gamma Control Register G6R/G5R regw(0x83,0x88); //Gamma Control Register G8R/G7R regw(0x84,0x88); //Gamma Control Register G10R/G9R regw(0x85,0x23); //Gamma Control Register G12R/G11R regw(0x86,0xB6); //Gamma Control Register G14R/G13R

* Use MIPI Short Packet (0x15) To Write Command and Parameter



Page: 1

	LCM Sample	e Estimate Feedback Sheet
Module Number :		
1 · Panel Specification :		
1. Panel Type:	□ Pass	□ NG ,
2. View Direction :	□ Pass	□ NG ,
3. Numbers of Dots :	□ Pass	□ NG ,
4. View Area :	□ Pass	□ NG ,
5. Active Area :	□ Pass	□ NG ,
6.Operating Temperature :	□ Pass	□ NG ,
7.Storage Temperature :	□ Pass	□ NG ,
8.Others :		
2 . Mechanical Specification :		
1. PCB Size :	□ Pass	□ NG ,
2.Frame Size :	□ Pass	□ NG ,
3.Materal of Frame :	Pass	□ NG ,
4.Connector Position :	Pass	□ NG ,
5.Fix Hole Position :	Pass	□ NG ,
6.Backlight Position :	□ Pass	□ NG ,
7. Thickness of PCB :	□ Pass	□ NG ,
8. Height of Frame to PCB :	Pass	□ NG ,
9.Height of Module :	Pass	□ NG ,
10.Others :	Pass	□ NG ,
3 · <u>Relative Hole Size</u> :		
1.Pitch of Connector :	Pass	□ NG ,
2.Hole size of Connector :	Pass	□ NG ,
3.Mounting Hole size :	□ Pass	□ NG ,
4.Mounting Hole Type :	□ Pass	□ NG ,
5.Others :	Pass	□ NG ,
4 · Backlight Specification :		
1.B/L Type:	Pass	□ NG ,
2.B/L Color :	Pass	□ NG ,
3.B/L Driving Voltage (Referen	nce for LED T	ype): □ Pass □ NG ,
4.B/L Driving Current :	Pass	□ NG ,
5.Brightness of B/L :	Pass	□ NG ,
6.B/L Solder Method :	Pass	□ NG ,
7.Others :	Pass	□ NG ,

>> Go to page 2 <<



Page: 2

Madula Nevelan I		¥
Module Number :		
5 · Electronic Characteristics	of Module :	
1.Input Voltage :	□ Pass	□ NG ,
2.Supply Current :	□ Pass	□ NG ,
3.Driving Voltage for LCD :	□ Pass	□ NG ,
4.Contrast for LCD :	Pass	□ NG ,
5.B/L Driving Method :	□ Pass	□ NG ,
6.Negative Voltage Output :	□ Pass	□ NG ,
7.Interface Function :	□ Pass	□ NG ,
8.LCD Uniformity :	□ Pass	□ NG ,
9.ESD test :	□ Pass	□ NG ,
10.Others :	Pass	□ NG ,
6 ∖ Summary :	·	

Sales signature :	
Customer Signature :	

Date	:	1	1
- all	-		-